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1.0 INTRODUCTION
i g
Univac has performed a conceptual design of a 10 bit oligatomic thin
film mass memory system. A feasibility evaluation model in support
of the design was built and delivered. This memory system is intended
for on board use in space applications such as the Space Shuttle.
The result of the conceptual design is a preliminary Part CEI (Contract
End Item) specification, for a memory module for use in a system with a
g
capacity of 10 bits. This specification, PX 57K, is included within an
appendix of this report.
To obtain these recommended designs initial investigations of general
requirements established a base line design around which several archi-
tectures could be investigated. Design details were then investigated in
terms of minimum weight, power and volume as well as maximum reliability,
maintainability and speed. The applications required a 1975 implementation
of the memory technology. Although the time criteria imposed a design
freeze of the technology at a rather early state, the design selected is
a low risk implementation of an operational memory. The studies per-
formed are explained in this volume.
A feasibility model in support of the current state of development has
been built and delivered to NASA. This model is described in Volume II.
The Operator's Manual is Volume III of PX 6676. It contains the cirucit
diagrams available in Volume II, and the knob-operating procedures of in-
terest at the model only.
A Program Plan was developed and submitted for the next development phase.
PX 64.11-8 describes a development which can be immediately undertaken
and completed within an 18 month time frame. The deliverable item would
be a flexible, fully populated memory module, compatible in fit, form and
function to the CEI memory described in PX 5714.
JL.
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The above documentation is supported by the calculations performed in the
trade studies described in this volume.
The basic parameters of the CEI memory module are:
. modules per 10 bit system: 3
. capacity per module:
useable data bits: 33, 554, 432 (225)
total bits, including extended
Hamming code, spares & dummy bits: 46,258,992
20
. no. of random accessible words: 1, 048, 576, (2 )
. addressable word length 32 (25) bits
. read characteristics:
NDRO
2.5 microsecond cycle time
. non-volatile
. Dual interface:
Serial to 1.1 MHz data bus
Parallel to computer I/O channel
200 KHz maximum transfer rate
. Reliability features
Power transient protection
Hamming code over data and address field
• Parity bit
Degraded modes of operation
. Capable to withstand multiple launches
. Capable to withstand extra atmosphere radiation fields
. Physical Parameters (per module)
Weight: 45.3 kg max (100 Ibs.)
Volume: 0.045 cu meters max (1.6 cu. ft.)
Power: 113 watts, nominal
nr
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2.0 SUMMARY
Univac's requirements under the contract were to perform the following:
. Plans
- Deliver a Project Plan detailing how work is to be accomplished
under this contract.
The Project Plan was delivered, dated 22 April 1971
- Deliver a Program Plan delineating how a follow-on design,
Cj
development, fabrication, test and delivery of a full 10 bit
prototype could be submitted within an eighteen (18) month period.
The Program Plan, PX 64.11-8, included as an Appendix, was
delivered in August 1971. It provided a 3 phased effort to
deliver an "Engineering Development Model, Oligatomic
Mass Memory Module."
. Design
- Conceptually design a reliable mass storage unit with a capacity
rt
of 10 bits, for on-board use in a space application such as the
Space Shuttle. The design is to include trade studies including;
system architectures, error detection/correction, fault isolation,
packaging and redundancy. The design is to minimize size, power,and
weight and maximize reliability, maintainability and speed.
The design and supporting trade studies are described in this
report.
- Deliver a Preliminary Part I CEI Specification.
The Preliminary Part I CEI specification, PX 57U, included as
a appendix, was delivered in September 1971.
nf
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Feasibility Model
- Fabricate, test and deliver to Marshall Space Flight Center,
a feasibilty model of the mass storage system for evaluation
purposes. The model is to be limited in capacity to that necess-
ary to prove feasibility of the approach, and to include special
test equipment required for operation.
The Feasibility Evaluation Model is described in Volume 2.
It was delivered in February 1972, and consists, of a Memory
Unit and an Exerciser Unit.
Reliability
- The memory design shall be capable of satisfactory operation when
exposed to the environment expected for space applications such
as the Space Shuttle. The launch, airborne, and space borne
environments are incorporated in the Preliminary Part I CEI Specs
as described within this volume.
Technology
- The design shall use the Oligatomic Film (Mirror) Technology
The trade studies utilized the parameters indigenous to the
Oligatomic Thin Film Technology. The delivered Feasibility
Model represents a particular state in the development of the
Oligatomic technology.
Reports Requirements
- Detailed reports of trade studies, monthly progress reports and
a final summary report are required. All technical reports are to
use the International System of Units.
RAf\D
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Reports Requirements (Cont.)
- Monthly reports were submitted in the report sequence
PX 6411- »
- Preliminary trade study reports were periodically generated.
These reports are utilized in this Final report.
. Period of Performance
- The period of performance requires completion by February 9, 1972
Univac's approach to meet these requirements vas to establish two projects,
one for the Conceptual Design, and one for the Feasibility Evaluation
Model. These projects are summarized in Volume I and Volume II, respect-
ively, of this report. Volume II is self contained. The following is a
summary of the Conceptual Design.
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Initially, 10 bits ware assumed to be best packaged in a single physical
container. The final recommendation is to assemble the memory system
20from modules containing 33,554,432 data bits organized as 2 32-bit
g
words. Total system capacity of 10 bits is then implemented with three
modules. This packaging allows form factors which are better suited to the
environment. The study concluded that cost advantages occur for this
size module. Penalties in size and weight were absorbed by the
separate packaging. These penalties, while undesirable, were not felt
severe in tenns of development cost (risk) advantages thus obtained.
The existing recommendation includes extensions beyond the current tech-
nology state which would be acceptable for a general purpose mass memory
without requiring interim breakthroughs.
The user parameters of interest are defined as:
Maximum speed, Minimum power,
reliability, weight,
maintainability, volume.
The proper combination of these parameters will yield a minimum cost/
minimum risk memory. An objective of the trade studies is to provide the
guidelines for such a memory design. This objective was a primary goal
maintained through the study and in the development of the Part I CEI
specification.
All trade parameters except speed were considered in the trade study, and
the cost relationships here also developed. .Variations affecting speed
are equally applicable to all trade study candidata systems and are
considered separately. The trade study has accomplished its purpose of
selecting the most applicable system from all candidate systems consider-
ed while avoiding the expense of generating a complete design for each system.
The study method had distinct phases prior to the CEI recommendation.
RAI\D
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Ground rules were established for evaluating each trade parameters.
Trade parameters for each candidate system were evaluated based upon
the same set of ground rules. The results are adequate for relative
comparisons between options. Specific values for each option are less
meaningful and should be viewed as limited by the study ground rules.
An exact evaluation of the weight, power, and volume trade parameters
requires a complete detailed design. Exact cost, reliability and main-
tainability evaluations require production quantity and schedule require-
ments, test and qualification specifications, field maintenance plans
and application requirements in addition to a detailed design.
Mission parameters could not be optimized from existing data. In particular,
a Space Shuttle may be utilized in potentially fifty different missions,
each mission contributing separate requirements to the memory structure.
Therefore, the memory system is to represent a general purpose design
unconstrained by the particular application.
A base line design was established to define the design variables. The
design variables were then reviewed for appropriate designs. Twenty-
four potential design implementations or options were selected which would
yield the most data on the desired design parameters. Calculations were
undertaken for each of the design implementations. By comparing results of
these calculations, a final recommendation was made. The final recommend-
ation was significantly different than the base line definition and the
implementations selected for study. Thus, if any preconceived ideas
were initially present, they were overruled through the study effort.
The final recommended design is constrained to be a mass memory system
flyable in 1975 with a low risk based on existing technology. As the
technology base develops further, the technology will advance further.
Additional efforts to identify technology advances have been identified
although not completely investigated. Many approaches exist to improve the
technology. Continual improvement is foreseen over the next five year period.
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3.0 GENERAL REQUIREMENTS
The requirements of a general nature imposed on the memory system are
described within this section. They include:
Capacity
. Modularity
. Word Size and Interface
. Maintainability and Packaging
. Environment
. Redundancy
Speed
3.1 Capacity
Memory capacity required for the system is undefined until particular
applications are determined. However, from the basic study parameters,
a guideline requirement of 10 bits is given. These bits may be used as:
. Flight Critical Programs
. Non-Flight Critical Programs
. Data Storage
The Flight Critical Programs have been studied by Univac for the booster
within the Space Shuttle system (Contract No. NAS8-30186). A 10 bit
capacity would allow these bits to be redundantly stored with approximately
1/8 to 1/10 of the total memory capacity available. Thus, the main portion
of the memory capacity available could be utilized for non-flight critical
programs (example: data compaction programs) or data storage, i.e., data
buffer applications.
3.1.1 Flight Critical Programs
During the flight of a Space Shuttle system, the data management system
(DMS) includes computers which provide a computational center for all
avionics subsystems. Each of the DMS computers contains its own memory.
The computer memory and mass memory design result from different design
RAKD
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requirements. The computer memories must operate with high speed processors
while simultaneously receiving sensor data and transmitting control data.
A primary factor in the computer memory design is the speed. Cost is a
lower priority design factor.
The role played by the mass memory in performing the flight mission tasks
results from the primary requirements except the mass memory stresses cost
above speed. The per bit cost of the computer memories will be greater than
the per bit cost of the mass memory. By relying upon the mass memory for
storage whenever possible, the required computer memory size is reduced.
Thus, an overall cost savings is generated. A significant reduction in
computer memory size is realized by sizing the computer memory to hold only
those programs that are required simultaneously instead of sizing it to
hold all the programs used during the mission. From Univac's sizing study,
the required memory capacity for the booster during major mission phases is:
. Boost - 1,400,000 bits
. Coast - 1,350,000 bits
. Re-entry - 1,330,000 bits
. Cruise - 1,020,000 bits
. Landing - 860,000 bits
Some of the programs are used during more than one flight phase making
the total capacity requirements less than the sum of the requirements given
above. The estimated total flight program capacity requirements are 3,
120,000 bits. A reduction of greater than 50% in computer memory size is
available by storing mission flight programs in the mass memory until they
are required.
The flight programs are critical not only to mission success but also
to crew safety. A FOFOFS (Fail Operate Full Operate Fail Safe) require-
ment dictates quadruple redundancy or its equivalent where crew safety
functions are involved. The mass memory allows a redundancy capability
~
lr
 RA(\D
DOCUMENT NO.
PX 6676 UNIVAC
for the portion of the memory used to store critical flight programs. Use
of the mass memory results in no additional memory requirements because the
computer and also associated memories require the same redundancy for
flight critical requirements.
3.1.2 Flight Non-Critical Programs
Other programs used during the flight are not critical for flight safety.
These programs need not be multiply redundant. They are programmed to be
executed during flight. Guarantees must be made that programs are correct
when read into the computer memory. This guarantee can be implemented through
operating techniques such as a checksum scheme. The test for program corr-
ectness is then made by the computer rather than the mass memory. This
test technique verifies the data transmission across the computer/mass
memory interface as well as proper operation of the mass memory. The
programs which control in orbit experiments can fall into either a mission
critical or mission non critical category. If the total mission is devoted
to conducting a single experiment and the success of the experiment is depen-
dent upon program control, then the program is mission critical. If the
experiment can be conducted without using the computers or the buffer store
with no detriment to the experiment or mission, the experiment has then
gone along for the ride and has a status of not being mission critical.
A gray area in between exists as to definition of mission criticality.
All programs carried in the mass memory require protection from on board
modification through the WRITE memory instruction. When data is being
written into the mass memory, an incorrectly interpreted address will cause
the data to enter the wrong location. Incorrect addressing could cause
a program required later in the flight to be permanently destroyed. The
requirements for correctness in the on board write address is thus greater
than the requirements for correctness in data being written into the memory.
JL
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3.1.3 Data Buffer
The main portion of the memory is available for recording data during the
mission. The recorded data includes both experimental and flight record
data. The requirements on data recorded in mass memory differs from the
requirements on data read during flight. If a sensor output is being
periodically recorded, a trend analysis of the data can be used to elim-
inate most of the incorrect data of value. Further, the computer may be
utilized to compact data periodically prior to transmission to the earth
for further analysis. On line correction of experimental data is possible
when the mass memory acting as a buffer is incorporated into a computer
controlled hierarchy.
Each bit of flight record data may carry unique significance. Thus,
errors in this data are not subject to trend analysis.
The general purpose nature of the mass memory is best served with random
accessing to each word. Particular experiments or recording modes may
allow reductions in accessing circuitry. Reductions in weight, power
and size would then be accompanied by increased reliability. However,
there is no criteria to determine optimum blocks or sequential accessing
schemes. Complete random accessing allows the greatest application
flexibility.
3.2 Modularity
The flight program contribution to memory requirements has been estimated
at 3.1 x 10 bits per copy for the booster. These programs are both
mission and flight safety critical, and a quadruple redundancy requirement
may apply. If four copies of the flight program are stored, 12.4 x 10
bits of storage would be required within 4- modules for the booster.
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The orbiter flight program should be larger than the booster flight
program because of additional flight modes and different requirements
from similar flight modes. The size of a flight program would indicate
22 £.
that a modularity of at least 2 bits or approximately 4x10 bits
be considered minimum.
At least fifty missions are to be performed by this system, each mission
having its own peculiar memory requirements. Optimizing the memory
module size thus is a partial effort and cannot be fully carried out for
any particular mission. A memory capacity of 10 bits is an order of mag-
nitude above the memory capacity required for storage of flight programs.
Modularity can be considered within these two limits of capacity.
3.3 Word Size and Interface
The mass memory interfaces would both be to DMS computers and on-board
experimental equipment. These can be considered separately. The infer-
face between the computers and a mass memory is assumed to be time multiplexed
data bus. The data bus interface is not precisely defined. However, some
general requirements can be specified. The data bus will either request
or deliver data records having a record length compatible with the computer
word length. Although DMS computers have not yet been specified, many
current off the shelf avionics computers considered to be potential candi-
dates have a 32 bit word length. Therefore, for the purpose of this study,
it is assumed that the DMS computer will have a 32 bit word length. Each
record transferred between the mass memory and the DMS computer will have
an integral multiple of 32 data bits. In addition to the data, data valida-
tion codes may be transmitted to insure correct data transfers. Implementa-
tion of validation codes is a technique of implementing a FOFOFS require-
ment, without invoking total redundancy.
Interfaces between the mass memory and the experiments are completely
undefined. This interface can be defined only after detailed experiment
"^  RAt\D
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definitions are available. The primary communication between the experi-
ments and a mass memory will be for the storage of sensor data. Some
experiments may request data from the main memory. A generalization on
sensor derived data (which may not hold true for any specified application)
is that the data length will be short, generally 8 to 10 bits in length.
Thus, some packing of sensor data can be assumed. To keep a compatible
format with the 32-bit defined format of the computer, packing to a 32
bit word length can be assumed. If sensor data rates are slow, the data
formatting and packing functions can be done by the computer. With high
data rates, this function must be performed by additional special purpose
hardware designed for the experiment set which interfaces the general
purpose equipment, i.e., the computer and the memory. For high data rates,
the mass memory should have a parallel input/output channel. This channel
should be designed to handle the maximum data rate as well as conforming
to the 32-bit computer word.
3.4- Maintainability and Packaging
The Space Shuttle application requires that ground support and turn around
time be minimized. To achieve this requirements, the mass memory must
have self test and fault isolation capabilities. Fault isolation must
indicate failures to an LRU, i.e., lowest replaceable unit level. Packaging
should allow easy removal and replacement of LRUs. Packaging should also
meet standard mounting and volume specifications, e.g., limited to a 1 or
1-jjj- ATR case size. These standardized dimensions should also allow for
lower cost implementation.
3.5 Environmental Specifications
Environmental specifications must reflect the use of the mass memory in
a man rated type vehicle. The memory should meet the applicable environ-
mental specifications of MIL-E-5400 K for Class III equipment. Applicable
environmental specifications are found in paragraphs:
JL
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3.2.2.A.I Temperature
. 3.2.2.4.1.1 Onerating
3.2.2.4.2.1 Non Operating
3.2.2.4.2 Altitude
3.2.2.4.3 Temperature Altitude Combination
3.2.2.4.4 Humidity
3.2.2.4.5 Vibration
3.2.2.4.6 Shock
3.2.2.4.10 Explosive Conditions
3.2.11 Electromagentic Interference Characteristics
Typical launch and extra atmosphere mission environments have been
included in the appendix within document PX 5714.
3.6 Redundancy
The maaa memory should be capable of accepting and storing data after
failure of its two most critical parts and of delivering data after the
failure of three of its most critical parts. This is the FOFOFS
redundancy requirement. This requirement may exist for the mission or
flight critical programs/data only. Mission critical data may or may not
have the strict redundancy requirement. There is no redundancy requirement
on the storage of non-critical data. However, a failure during the storage
of non critical data which could affect the integrity of critical data
must be considered as failure of a critical part. Although the high
reliability may require extreme component implementation and cost, it also
represents the extreme condition of redundancy which the memory may have
to meet. Thus, in meeting the FOFOFS requirements the memory may be const-
ructed so that lesser redundancy requirements are also met. In order to
achieve high memory usage efficiency, the memory must be capable of operating
both in multiple-redundant and in non redundant modes.
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3.7 Speed
It is assumed that the serial data bus will consist of two transmission
lines, one line containing clock and start of message pulses. The other
line will carry address, command and data. The clock frequency is assumed
to be 1 mHz. The mass memory, in receiving a command on the data bus,
will respond by either transmitting data, receiving data or receiving an
address. All transmissions on the data bus will be synchronized with the
1 mHz clock. Data transmitted or received will be in short 32-bit compa-
tible records. Thus, the memory shall be capable of transmitting or
receiving data over this bus at a speed of 1 usec/bit with asynchronous
delays between record transmissions. The initial assumption of 32 usec
between requests is made. Thus, adequate time is available to perform
all logic tests conceivalbe as well as echo type tests for correctness of
data transmission.
A word parallel channel, capable of delivering words at a 200 KHz rate is
sufficient for applications involving a computer I/O channel.
JL
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4.0 INITIAL BASELINE SYSTEM
Based upon the general systems requirements a preliminary set of archi-
tectural options can be generated. Figure 4.1 shows three options.
These architectures are used to determine a baseline design for this
study.
The first option is constructed of 6 identical modules with each module
containing 16.8 million bits of data storage for a total capacity of 100.7
million bits. The main advantage of this option lies in its modularity.
Memory addresses will be transmitted as binary words. With an address
Nlength of N bits 2 words can be addressed. With 32 bit words and N large
enough to individually address all words in the 100.7 million bit memory
there exists sufficient excess addressing capability to address the words
in two additional 16.8 million bits modules. Thus this design is expandable
or contractable in 16.8 million bit increments to more efficiently meet a
variable capacity requirement. Interconnections between four of the modules
are shown to indicate possible data flow paths used for checking and correct-
ing redundant data outputs and inputs.
The second option uses four 25.2 million data bit modules to achieve a 100.7
million bit total. This option should show an overall weight and power
savings over the first option for the 100.7 million bit total. Each memory
module requires a power supply, timing and control logic, address decode
logic, etc. Many of these functions require identical mechanizations in-
dependent of module size resulting is a savings when fewer but larger modules
are used. Four modules is the minimum number capable of meeting quadruple
\.
modular redundancy.
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The third option takes advantage of some inherent redundancies within
each memory module. For example if a failure in a word line or in
circuitry associated with a single word line occurs only a small portion
of memory is disabled. By incorporating redundancy within a module,
duplicating only those functions which if failed would cause a total
module failure should result in a total hardware reduction, with a resul-
tant weight and power savings. Error correction and detection codes
provide one means of incorporating fault tolerance with this design
option. The first option is selected for the baseline design. This
selection allows a greater flexibility while investigating a general
purpose design.
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4.. 2 Baseline Definitions
To develop cost, weight, power, maintainability and reliability trade para-
meters , the implementation variables must be delineated and bounded. The
heart of the ollgatomic memory consists of magnetic planar films over-
laid with word and digit lines which is termed a stack. Operation of the
memory requires the electrical selection of specific word and digit line
intersections. Trades can be made in the physical design of the stack
and in the word and digit line selection logic. The memory design must
meet certain application requirements which specify its speed, interface
and fault tolerance. Design variations exist for meeting the application
requirements. These discussions develop in detail the design variables.
The baseline system will consist of six identical modules with each module
2.L
containing 16,777,216 (2 *) data bits. The data bits are divided into
1P/524,288 (2 ) 32 bit words. Each word will contain four parity bits in
addition to data, and no further error correction and detection techniques.
fSPER3Y RAJ\D
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Stack
Unfolded Central Stack - 86.4.CM(34. inches) long, 8.13CM
(32 inches wide)
Unfolded Stack plus Selection Gate Boards - 132.1CM(52 inches)
long,111.8CM(44 inches) wide
Folded Stack plus Selection Gate Boards - 43.2CM(17 inches)
long, 40.6CM(16 inches) wide 8.1 CM
(93.2 inches) high, 16 layers thick
at .051CM (.02 inches per layer)
Housed Folded Stack 44.5CM(17.5 inches) long 43.2GM(17 inches)
wide 8.9CM(3.5 inches) high
Volume - 17,059 cubic CM(1041 cubic inches)
RA(\D
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5.0 DETAILED DESIGN REQUIREMENTS
5.1 Stack Physical Parameters
The oligatomlc memory consists of a magnetic thin film (100A) overlaid with
two sets of orthogonal conductors. A storage bit results at each con-
ductor intersection. The basic memory element is called a substrate and
has a large number of line intersections (over 100,000 is typical).
Several of these substrates are mounted and interconnected on a circuit
board termed a centerboard (see figure 5*1). Substrates are mounted on
both sides of the centerboard. The total memory (excluding electronics)
is composed of interconnected centerboards termed a stack. The total
memory when opened can be visualized as a planar array with:
n = number of digit Unes per substrate
s
n = number of substrates along the length of the digit side
c
of a centerboard
m = number of word lines per substrate
S
m = number of substrates along the width of the word side
n, = number of centerboards in digit direction
m, = number of centerboards in word direction
Tht total number of digit lines (assuming two sides of centerboard
used) is:
Nt =2VVnb (1)
Tht total number of word lines is:
Mt = 'VV'b
JL
~ RAf\D
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Digit Line Group
Word
Line
Group
a. Substrate
czi en en
•3
n
T
V3.6
b. Center Board
Figure 5.1 Typical Array Layout (typical dimensions)
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The total number of bits is:
B. = N. .M. = 2'n »m *n -m -n, -m, (3)
t t t S S C C D D
The total number of bits in the memory are not used for data storage.
There are three potential bit uses in addition to data storage. These
are for spares, reference digit lines, and error correction and detection
codes. In order to reduce the manufacturing cost of the memories by in-
creasing yield, spare word and digit lines are provided for each sub-
strate. For every n, digit lines used there is one reference digit line
which is invisible to the user. The n, + 1 digit lines is termed a digit
line group. All of the bits along the reference digit line are zero set.
On reading any digit line, its output is compared with the reference digit
line to interpret between a "one" or "zero". Error detection and
correction (EDC) bits are stored along with each data word in memory.
These are data bits requiring reference bits, but are not data bits avail-
able for the application.
Defining the parameters:
n, = number of digit lines per reference line
n = number of spare digit lines per substrate
6
m = number of spare word lines per substrate
6
n = number of EDC bits with each word
P
n = total number of bits in each word including EDC bits
n = number of data bits in each word (n -n )
m w p
JL.
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The total number of data bits in the memory is:
Bd = 2'(Vn U)
(V1)'nw
The number of word lines used is
M, = (m -m )*m *m,d , e' c D (5)
The number of digit lines used for data is:
(6)
It should be noted that N, must be an integer requiring that the numerator
of equation 6 be evenly divisible by the denominator.
An overall data storage bit efficiency factor is given by
= (Vne) (mrme) n£-
d+1 nw
(7)
The four terms in equation 7 are the spare digit line factor, spare word
line factor, reference digit line factor and EDO factor respectively.
The study baseline memory design has parameter values of
ng =324
n =0
RAfSD
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mg = 576
me = 64
n = 8
nc= 4
m = 4c
nb= 2
m = 2
This produces the following memory capacity parameters:
Nt = 5184
Mt = 4608
Bt = 23,887,872
Nd = 4096
Md = 4096
Bd = 16,777,216
E, = .702
a
spare digit efficiency factor =1.0
spare word efficiency factor = .889
reference digit efficiency factor = .889
EDO efficiency factor = .889
The dimensions, volume, and weight of the memory stack are important
parameters to be considered in the final design. The dimensions of each
substrate are defined to be
1 = length of substrate (digit direction)
s
W = width of substrate (word direction)3
Spacings occur between each substrate when mounted on the centerboard and
between the substrate and the centerboard edge. Defining these paranBters:
PX 6676
1 = length spacing between substrates
s
= width spacing between substrates
s
The spacing between substrates and the spacing between the centerboard
edge and the substrates may be assumed to be identical. The centerboard
length and width is then given:
)n +-A.1 (8)s' c s
W = (W + W )m +AW (9)
c v s s' c s . . . v
The centerboards are stacked on top of each other with a spacing between
the boards defined:
h = distance between centerboard centers.
c
The stack volume is then given by
V = l c x W c X h c X n b X m b .s
Several bit densities can be computed from the dimension and capacity
parameters. Those of interest are:
Raw area density
Ra = B+ (11)
2 1 "W 'n -m,
c c b Ha
Raw volume density
Ry= Bt (12)
Vs
Area density of data bits
D = B, / -
 0 \a d _ (13)
2 1 "W 'n. -m.
c c b D
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Volume density of data bits:
By knowing the stack density, p , the weight of the stack can be determined
s
from
Weight = VD
S S
A typical density factor is .05 pounds per cubic inch.
Characteristics of the baseline internal stack organization are:
Digit Lines
Useable Data Lines = 64. groups of 64. lines/group = 4096 lines
Data plus Parity/Spare Lines = 72 groups of 64. lines/group = 4608 lines
Total Digit Lines = 72 groups of 72 lines/group = 5184 lines
(include 1 dummy reference line for every 8 active lines)
Word Lines
Useable Word Lines = 64 groups of 64 lines/group = 4096 lines
Total Word Lines = 64 groups of 72 lines/group = 4608 lines
(includes 1 spare line for every 8 active lines to facilitate
repair and manufacturing)
The physical characteristics of the stack are: (see figure 5.2)
Word Lines
2 groups of 288 lines each per substrate
Centerboard width - 4 substrates wide
Central stack width - 2 centerboards
RA(\D
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Digit Lines
Centorboard length - 4 substrates wide
Central stack length - 2 centerboards (both sides)
Substrates
Centerboard - 16 substrates one side, 32 substrates both sides.
Stack - A centerboards, 128 substrates total
17 24.Data Bits - 2 bits per substrate, 2 bits per stack.
Word Gate Boards
Double sided
Upper side - 64. hybrid word gate packages, (1 spare row of 8)
Lower side - 64 hybrid word termination packages (1 spare row of 8)
Stack - 4 double sided gate boards.
Digit Gate Boards
Double sided
Upper side - 36 hybrid digit gate packages (1 spare row)
Lower side - 36 hybrid digit gate packages
Stack - 8 double sided gate boards.
Hybrid Packages
Width - 3.0 (1.2 inches) (across leads), length 3.8 (1.5 inches)
Leads - 40 leads total, 20 leads each end.
PAGE
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5.2 Selection Logic
5.2.1 Memory Operation
A more detailed description of the Theory of Operation of an Oligatomic mem-
ory is under that title within Volume II of this report. A brief
description of the affects of the circuitry requirements for the read
and write operations Is sufficient here. The memory read operation
is achieved by driving a word line with a high frequency current
(10 MHz typical). This causes all digit lines intersecting with the
driven word line to become excited. The frequency of the digit line
signal is twice the word drive current frequency. The phase of the
digit line signal is dependent upon the magnetization direction of the
magnetic film immediately under the word-line/digit-line intersection.
Thus the state of the memory bit is determined by the phase of the signal
appearing on the digit line. A reference phase signal is generated
through the use of a reference digit line. The magnetic domains at all
intersections along the reference digit line are "zero" set. The use
of a reference digit line to obtain a phase reference has the additional
advantage of providing noise rejection. Several reference digit lines
are used throughout the memory and placed in close proximity to their
associate digit data lines. Noise pickup on the reference digit lines
and digit data lines will be approximately the same and be automatically
eliminated in the phase comparison process. :
The high frequency word line current is also required in the memory write
function. To write a bit at the intersection of a word and digit line
requires the high frequency word line current plus a pulse current on the
digit line. The direction of current flow on the digit line determines
whether a "one" or "zero" is being written.
Figure5.3is the memory block diagram showing the major functional blocks.
The main interface with the memory is a common data register providing
temporary semiconductor storage of the read data or the data to be written
an address register containing the memory address, and a read or write command.
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The address register is divided into two parts, a portion of the address
is used to select the desired word line and a portion to select the
desired set of digit lines. The word line matrix and word address
decode logic is used to select the desired word line. The word line matrix
gates the word oscillator outputs to the appropriate word line. The word
address decode generates the logic states required by the word line
matrix from the binary states of the address register. The digit line
matrix must be capable of gating both low level sensed outputs and digit
line write currents. The digit address decode logic provides the proper
logic states for the digit line matrix. The memory must also contain
control and timing logic and a power supply.
The heart of the read and write selection process is in the word line
matrix and digit line matrix. Development of circuitry for the word
line and digit line matrices is a continuing process. Present development
consists of a discrete component mechanization housed in a hybrid integrated
circuit package. Each hybrid package has 4.0 pins, 20 on each of opposte
ends. The package size is 1.2 inches (across the leads) by 1.5 inches by
.062 inches high.
5.2.2 Word Line Selection
Figured A is the schematic of the word line selection circuitry housed in a
single hybrid package. Each hybrid package provides 16 word line outputs
plus two spare word line outputs. The spare outputs are attached to spare
word lines in the stack. The spares are used during memory manufacturing
to eliminate malfunctioning word lines. Memory cost is reduced by the
increased yield obtainable through the use of spares. In the following
functional description reference to the spare circuitry is omitted. Each
word line is connected to a FET (Field Effect Transistor). The connected
A
nf
 RAND
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word lines are divided into two groups of eight indicated as W1 through
W8 and W9 through W16. To cause word current to flow in a
single word line three signals must be applied. First selection of one of
the groups must be made by applying the proper logic level signal to either
GS1 or GS2. Second one of the 8 word lines must be selected within the
group by applying the proper logic level signal to one line SO through
S7. Third the high frequency input must be provided to the selected group
on either HF BUSS1 or HF BUSS2.
There are numerous mechanizations available for achieving word line selection
using the word matrix hybrid circuit packages. In order to show some of
the word line selection mechanizations tradeoffs an example memory having
4.096 word lines will be used. Since each hybrid circuit package is capable
of supplying 16 word lines a total of 4096/16 = 256 hybrid circuit packages
are required to supply the 4-096 word lines. If a single high frequency source
is available to drive all bus lines then the word address decode logic must
provide logic signals to gate the high frequency source to a single word
line. Two parameters are of major importance in determining the logic
signals required to drive the hybrid circuits. The number of logic lines
between the word address decode logic and the word line matrix should be
maintained at a minimum and the loading upon each line should be kept at
a minimum. The loading produced by a single connection to an SO through S7
hybrid circuit input is that caused by 2 FET input resistors. The loading
produced by a single connection to a GS1 or GS2 hybrid- circuit input
is that caused by 8 FET input resistors. When discussing the loading on
PX 6676
logic lines loading will be expressed in the number of FET input resistors
which must be driven.
Each hybrid circuit drives one of sixteen word lines. Sixteen lines can
be addressed using four binary digits, i.e., 77 = 16. Representing the four
binary digits as AI , Ag, A~, A. the decoding logic for a single hybrid
circuit must generate eight states (or lines) from three of the address bits
and two states (or lines) from the remaining address bits. Other decoding
schemes can be used but in general require additional logic. The four
binary address digits capable of representing one of sixteen states are
said to be decoded into a two dimensional set having 8x2 states. The
decoding logic and hybrid circuit inputs for a four bit address code are
51 =
52 =
S3 = A1.A2'A3
S4. =
S5 =
 YVA3
56 = A1'A2-A3
57 = A1-A2'A3
GS1 = A.4
GS2 = A.4
with 4096 word lines there are 256 hybrid circuits required. The address
12
word length is 12 bits, i.e., 2 = 4096. These 12 bits must be decoded into
a two dimensional set with that set connected to the SO through S7 hybrid
circuit lines. having at least 8 states. Figure 5.5 -shows the possible decoding
PX 6676
.divisions between the two dimensions and the resulting number of lines
and loading for each decoding scheme. The figure shows that the 64 x 64.
case requires the minimum number of lines and has minimum loading on the
maximum loaded line. Besides offering number of lines and loading
advantages the 64. x 64. case offers some hardware similarity advantages.
dimensions
8 x 512
16 x 256
32 x 128
64 x 64
128 x 32
256 x 16
512 x 8
102^ x 4
2048 x 2
SO-S7
loading
512
256
128
64
32
16
8
4
2
GS1&GS2
loading
8
16
32
64
128
256
512
1024
2048
number of
lines
520
272
160
128
160
272
520
1028
2050
Figure 5.5 Decoding Alternatives for 4096 word lines
The 12 address bits are divided into two groups of 6 bits and each group
is decoded identically into 64 outputs. Thus requiring two identical
decoding networks. Designating the 64 outputs of each decoding network
as L^  through L,, and M.. throughM^ .and .dividing the 256 hybrid circuits
into 8 groups of 32 hybrid circuits per group the connections to the hybrid
circuit inputs are made in the following manner. L. through Lft are connected
to all SO through S7 inputs respectively in the first hybrid circuit group;
PX 6676
Lq through L1/- connected to all SO through S7 in the second group, etc.
M. through M/-, are connected to a single GS1 hybrid circuit input in
each group.
The optimum decoding logic for any number of word lines occurs when the
dimension values are nearly square.Figure 5.6 shows optimum dimension
values for various word line values.
Number of
Word Lines
16
32
64
128
256
512
1024
204-8
4096
8192
16384
32768
i
dimension
8 x 2
8 x 4
8 x 8
16 x 8
16 x 16
32 x 16
32 x 32
64 x 32
64 x 64
123 x 64
128 x 128
256 x 128
SO-S7
loading
2
4
B
8
16
16
32
32
64
64
128
128
GS1&GS2
loading
8
8
8
16
16
32
32
64
64
128
128
256
Number of
Lines
10
12
16
24
32
.48
64
96
128
192
256
384
Figure 5.6 Optimum Loading and Line Numbers for
Various Memory Sizes
Memories having the number of word lines different than 2 where N is an
integer are partially populated cases of the next larger 2 value and
N
requires the same loading and number of lines as the next larger 2 value.
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Each hybrid circuit has two high frequency bus inputs. A second
level of switching is achieved by switching power on and off
of the high frequency buses. Switching of the
high frequency supply to the high frequency buses can be accomplished using
the same hybrid circuit word matrix circuitry. There are many options
available for implementing two level circuitry. The first level requires
a hybrid circuit for every 16 word lines. The second level produces an
integer multiple of 16 high frequency bus sources. The word line portion
of the address register must be divided into two groups with one group
supplying the first level circuitry and the other group supplying the second
level circuitry. The minimum number of address bits supplying each circuitry
level is 4, i.e., three bits are required for forming the 8 SO through S7
input states and 1 bit for forming the GS1 and GS2 inpat states. Thus the
minimum number of address bits applicable for two level circuitry word line
a
selection circuitry is 8 bits. The 8 bit address decodes into 2 = 256 word
lines.
For a fixed number of word lines(and thus a fixed address length) several
mechanization options of two level circuitry exists. To explain these
options the example of a memory having 4096 word lines will be used. The
number of address bits required for 4.096 word lines is 12. These 12
address bits can be split between the two circuit levels with four bits the
minimum number allowable for either level in the following ways.
First Level Second Level
8 4
7 5
6 6
5 7
4. 8
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The decoding of the address bits can be considered separately for each
level. Taking the case of 8 address bits for the first level, these 8
bits must be divided into two groups, one for the SO through S7 decoding
and one for GS1 and GS2 decoding. A minimum of 3 bits are required for the
SO through S7 decoding and 1 bit for the GS1 and GS2 decoding. The decoded
states form the dimensions as described above in the single level word I
selection logic. The conclusions drawn from the single level selection logic
analysis i.e., that both minimum loading and the minimum number of logic
lines occurs when the dimensions are square or nearly square,is also true
for each level of the two level selection logic. The most economical decoding
for 8 address bits is then 4 bits for the SO through S7 lines and 4 bits for
the GS1 and GS2 lines yielding a dimension of 16 x 16.
Each word line is driven from the output of an FET and each FET has a single
SO through S7 control input and a single GS1 or GS2 control input. The
number of loads per logic state is thus the number of word lines divided
by the type of logic state (or dimension). Thus the load on the SO through
S7 logic states is 4096/16 = 256. The number of logic lines from the word
address decode logic to the word line matrix for the first level circuitry
is the sum of the dimensions or 16 + 16 = 32. Each of the 5 options for
the two level 4-096 word line example contributes a single square or near
square dimension option from which the loading and logic line number can be
computed. The five first level options produce the following results:
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First Level SO thru S7 GS1&GS2 Number of
Option Address Bits Dimensions loading loading lines
1
2
3
4
5
8
7
6
5
4
16 x 16
16 x 8
8 x 8
8 x 4
8 x 2
256
256
512
512
512
256
512
51?
1024
2048
32
24
16
12
10
These results show that the loading increases as the number of lines decrease,
The second level circuitry must decode the remaining address bits in each
option. If there are N address bits remaining for the second level then
2 high frequency busses will be created and * /16 hybrid cirduit packages
used. The second level circuitry loading and required number of logic lines
is determined in the same manner used for the first level circuitry. For
the five options the second level loading and number of logic lines becomes:
Second Level SO thru S7 GS1&GS2 Number of
Option Address Bits Dimensions loading loading lines
1
2
3
4
5
4
5
6
7
8
8 x 2
8 x 4
8 x 8
16 x 8
16 x 16
2
4
8
8
16
8
8
8
16
16
10
12
16
24
32
The total number of logic lines required for both levels and the worst case
loading for each of the five options is:
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Worst case Number of
ition
1
2
3
4
5
loading
256
512
512
1024
2048
logic !
42
36
32
36
42
Of these five options, only options 1,2 and 3 are candidates for mechaniza-
tion. Options 4 and 5 have vorst loading, a greater number of logic lines,
and require more hybrid circuits to mechanize than option 3. Option 3 has
the least number of logic lines and option 1 has the best worst case load-
ing. Option 2 has the same worst case loading as option 3 and more logic lines
however requires less hybrid circuits to mechanize. Figure 5.7 gives the
candidate options for various number of word line cases. Comparing figures 5.6
and 5.7 shows that the two level word selection logic can greatly reduce
the number of logic lines between the word address decode logic and the word
line matrix . The reduction in the number of logic lines
results in a greater loading per line. For example with 4096 word lines
single level circuitry requires 128 logic lines with worst case loading,
of 64 while two level circuitry can reduce the number of logic lines to 32
with worst case loading of 512.
The word address decode circuitry required to drive the hybrid circuit logic
inputs results from a tradeoff between speed, power and loading. Figure 5.8.
is the equivalent circuit of the Interconnection circuitry between the
drive and hybrid circuits. The output of the drive circuitry is a step
function with amplitude V . The drive circuitry has a resistive output
s
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impedance represented by R . The input of each hybrid circuit appears
s
as a capacitive load represented by C. If N hybrid circuit inputs are
connected to a single drive circuit the capacitive loading on the drive
circuit is NC. The voltage as a function of time delivered to the hybrid
circuit is given by:
The hybrid circuit FET is switched when V reaches a magnitude of V .
c
This occurs at the time of t = t . Thus the switching time is defined
C
by the equation
V = Va (1 - e" _Vj0 8
 R N C
S
Solving this equation for t yields
C
t = R NC L (1 - Vc )
c s n ^^ ^^
vs
The switching speed can be increased by reducing R . R can be decreased
only by increasing the power into the drive circuit. The relationship
between drive circuit output impedance and dissipated electrical power
can be represented by the formula
P = E2/RaS
where P is the supplied power and E the power supply voltage. Assuming that
C, V ,V and E are constants the relationship between speed, power and
C S
the number of hybrid circuit loads becomes
t = KN/PC
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5.2.3 Bit Line Selection
During a write cycle the bit lines must be supplied with a dc write
current. The polarity of the write current determines whether a "1" or
a "0" is written. During a read cycle the bit lines supply a high
frequency signal which must be sensed. The logic state is sensed by the !
phase of the high frequency read signal. The phase of the digit line
signal is determined by comparing its output with the output of a dummy
digit line.Figure 5.9 is a circuit diagram of the digit line selection
circuitry. Sixteen digit lines are connected to inputs BO through B15.
The digit lines are divided into two groups of eight. A dummy line is
provided for each digit line group and connected to DO for digit lines
BO through B7. (group 1) and to D1 for digit lines B8 through B15 (group
2).
Each digit line and dummy line is connected to a FET switch. In both
read and write select, a single digit line FET and a dummy line FET is
made to conduct. The selection.of the desired digit line is accomplished
in the same manner as word line selection was accomplished with the word
line circuitry. Two sets of lo.gic signal inputs is used. One set consist-
ing of 8 logic inputs on lines SO through S7 selects one digit line in each
group. The other logic input set on lines GSO and GS1 selects the desired
group. For example to select the digit line connected to B3 for either a
read or a write operation logic line S3 and GSO are both provided with a
true signal while all other logic inputs are held at a false level. This
^ 6676
OO
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Figure 5.9 Digit Matrix Circuitry
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causes FET's F3 and F16 to conduct. In a read operation the dummy line
output from DO and the digit line output from B3 are both gated to
transistor T1 which acts as a differential amplifier. Isolation capacitors
allow only the high frequency digit and dummy line signals to pass through
to the differential amplifier. The output of the differential amplifier is
transformer coupled to the hybrid circuit output on PO. To write a bit
on line B3 the proper polarity write current is supplied to the bus input
and a true logic signal supplied to DGSO. The logic input on DGSO causes
F18 to conduct.
Dummy lines can be written by write current on the bus line and causing
F16 and F20 to conduct to write DO or F17 and F21 to conduct to write D1.
F16 and F20 are caused to conduct by supplying a true logic level to DYSO
and DGSO and a true logic level supplied to DYS1 and DGS1 causes F17
and F21 to conduct.
The organization of the digit line selection logic differs from the word
line selection logic in that more than one bit line is selected at each
read or write cycle. The bit lines are divided into N groups where N
is the number of bits written or read at each memory request.
This includes both data bits and error detection and error correction bits
if included. The address decoding logic is shared by each group.
5.3 ERROR CORRECTION AND DETECTION
5.3.1 Application
There are several reasons for mechanizing error correction and detection
within the mass memory. In an avionics application where the memory is
PX 6676
used to store critical flight programs an undetected memory error can cause
the loss of the mission or even the vehicle. Systems can be organized
so that a corrective action can be taken in the event of an error.
Typical corrective actions are to read a redundant copy of the data in
error or to switch to a backup system. To initiate either of these
actions the memory error must be detected. There are other organizations
such as triple redundancy with majority voting which do not require the
specific function of error detection, however the reliability of these
organizations can be increased by incorporating error detection capabilities.
In order to facilitate ground checkout and maintenance it is desirable to
incorporate error detection within the memory.
Errors in communications systems exist in two types. The first type is
random bit errors traced to a transient or permanent component malfunction.
This type of error is characteristic of magnetic memory technologies, when
a previously operational unit begins to show failures. The second type of
error is a failure within the medium, when signal fading causes loss of
transmission of a series of bits. This type of error is less common in
magnetic memory systems than in communication systems. Thus, although
error correction advances are made to handle error strings of multiple bit
length, the beneficiary of these codes is the communication applications,
rather than the normally equivalent memory applications.
A criteria for sufficiency of the error correction capability is to detect
and correct a single bit. To maintain on line data validity, the capability
to detect a second error while correcting the first is desirable and re-
commended. The cost of implementing further hardware at this stage is
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a step function, therefore another technique to utilize spare lines may
be employed. The technique would be especially applicable when a serial
bus is available at the interface. Extra pulses to advance the shift
register may be inserted to bypass the normal synched transmission of the
word, effectively inserting a bit position or deleting a bit position
to provide a corrected word. The capability to repeatedly correct
words with single errors is limited by the number of spare bits imple-
mented in the design.
To maintain cognizance of the current state of the memory, a memory map
is required. Assume erroneous bits are to be deleted in the page of
memory currently addressed. The pattern of erroneous bits, i.e., extra
internal clocling pulses required, is to be inserted from the map to a
recirculating register parallel to the normal address/data register.
This implementation provides repeated error correction capability in the
bit dimension. The case of errors in the word dimension becoming intolerable
is handled through the standard software techniques.of bypassing sections
of the memory.
Error correction can significantly increase the memory system reliability.
All error correction mechanizations inherently include error detection
to mechanize error correction and error detection requires the inclusion
of additional bits in each memory word. In the following discussions
n will represent the number of information bits (or data bits) stored in
each memory word and K will represent the number of added error detection
or error correction bits. Thus the total number of bits in each word is
n + K.
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5.3.2 Error Detection
The detection of a single bit error is most simply mechanized using a parity
t
concept. To implement parity only one bit must be added to each memory word
independent of the length of the memory word. An exclusive<»or of all the data
bits in the word is taken and the additional parity bit either set to the
results of the exclusive or (termed even parity) or to the complement of
the exclusive or (termed odd parity). Upon reading the word from memory
errors are detected by reconstructing the parity bit from the read data
bits and comparing the reconstructed result with the stored parity value.
The data is assumed correct if the reconstructed and stored parity bit
compare. The capability of the parity concept is detection of a single
erroneous bit.
5.3.3 Error Correction
An error correction mechanization incorporates enough additional bits to
allow the error to be isolated to a single bit. The error is then corre-
cted by complementing the erroneous bit. The number of k correction bits
must be sufficient to address all of the bits in the memory word, i.e.,
both the data bits and correction bits. The correction bits must allow
one other combination to indicate that no error has occurred. With n
data bits a single error correction code requires that
2K £, n + K-+ 1
Figure 5.10 shows the maximum value of n for several values of K. The
column shows the value of K, the second column the maximum number of data
bits which can be corrected with the given value of K, the third column
the total word length (i.e., n + K) and the fourth column the efficiency
computed from the ratio of n to n + K. For data lengths other than shown
a value of K is required which produces a value of n larger than the desired
length. E. G. if n is 32, the value of K must be 6 resulting in a total
word length of 38 bits.
K1
2
3
4
5
6
7
8
9
10
n
0
1
4
11
26
57
120
247
502
1013
n + K
1
3
7
15
31
63
127
255
511
103
efficiency
0%
33%
51%
73%
84$
90.5$
94.6*
96.9$
98.2$
99.0$
Figure 5.10 Single Error Correction Data and Correction Bit Lengths
The Hamming code is a single error correction code requiring K
correction bits. The Hamming code is best described through
an example. The example will contain 4 data bits which according to
figure 9 requires 3 correction coding bits for a total word length of
7 bits. To define an error correction code the method by which the correct-
ion bits are formed and the method of detecting and correcting an error
must be described.
In order to describe these processes more concisely a mathematical shorthand
will be used. First the binary operations of add (+) and multiply (')
will be defined by
04-0 = 0
0 + 1 = 1 + 0 = 1
1 + 1 = 0
which is an exclusive or function and
0*0 = 0
0 ' 1 = 1» 0 = 0
1 - 1 = 1
which is the logical and function.
The four bit data word to be represented by a vector D such that
D =
For example if the data word contains (1010) then DI = D- = 1 and D2 =
D. = 0 giving4
1
0
1
0
Generation of the 7 bit encoded word can be represented as the matrix
equation
C =
1 1 0 1
1 0 1 1
1 0 0 0
0 1 1 1
0 1 0 0
0 0 1 0
0001
•D
D1+D3+D4
D
'2
D3
(D
From this it can be seen that the third, fifth, sixth and seventh encoded
bits are the original data bits and the first, second and fourth encoded
bits are formed from parity generation on subsets of the data word bits.
Figure 5.11 is a block diagram of the encoding requirements of the above
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Figure 5.11 Encoding Block Diagram
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equation. The blocks marked P generate the parity from the three inputs.
The decoding process takes the 7 encoded bits and reconstructs the
original 4 data bits under the conditions that either one or none of the
encoded bits have changed state. The decoding process consists of first
generating a three bit word called the syndrome. From the syndrome the
determination of whether an error has or has not occurred and which bit
is in error is made. The syndrome is computed from the matrix equation
§ =
0 0 0 1 1 1 1
0 1 1 0 0 1 1
1 0 1 0 1 0 1
.I ~r n~
(2)
Figure5.T2is a block diagram of the syndrome generation process. Since the
syndrome contains 3 bits it can contain 8 possible coded states. The
interpretation given to each of the eight possible syndrome states is
ERROR
None
C1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
The above interpretation is that if all syndrome bits are zero no error
has occurred and if an error has occurred the binary count contained in the
syndrome bits
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C,
s,
Figure 5.12 Syndrome Generation
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addresses the bit in error. As an example assume the original data bits are
(1010). Applying equation 1 yields an encoded word of (1011010). Apply-
ing equation 2 to this pattern yields a syndrome of (000) indicating no
error. If an error has occurred in the 5th binary digit causing the
encoded pattern to be read as (1011110) equation 2 would produce the
syndrome (101) indicating the 5th binary digit was in error.
There are several means of mechanizing the correction procedure. The
syndrome can be decoded into four logic states one for each data bit, with
the appropriate data bit toggled if the decoded logic state exists. These
logic states for the example are:
g1 S2 S3
S1 S2 S3
S1 S2 S3
S1 S2 S3
A second method is to place the 7 bits read from memory into a shift register
and the syndrome in a counter. The shift register is connected so that
a cyclic or end around shift will occur. The register is caused to shift <,<
7 times and with each shift the syndrome counter is counted down. When
the syndrome counter is counted to zero the data bit to be corrected will
always occupy the same position in the shift register and thus that position
can be toggled.
L*
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Errors in a memory result from either noise or from hardware failures.
If an error correction mechanization is implemented to account for hard-
ware failures then consideration must be given to failures in the hardware
used to encode and decode the error correction and detection. A failure
in the error detection and correction logic can cause the erroneous
correction of correct data. Procedures can be simply mechanized to detect
failed error detection and correction logic. If a single error occurs in
the encoding logic used during the memory write cycle the error will be
corrected during the read cycle. However any other memory error
will then constitute a double error which will be erroneously corrected.
Encoding errors can be detected by using the syndrome generation logic
to check the encoded results. The syndrome output should always show no
error when checking the encoding logic.
The syndrome generation logic has two failure modes. First it can indicate
an error when no error exists and secondly it can indicate no error when
an error exists. The procedure to detect the first type of failure is to
proceed with the correction and then regenerate the syndrome on the corrected
data. If a syndrome logic failure has occurred the regenerated syndrome
will still indicate the existence of an error. To test for no error
indication when an error exists is a more difficult task. By complementing
the last encoded bit (C? in the example) all syndrome outputs should be 1 if
all syndrome outputs wereorigionally 0 (the condition with no error detected).
By complementing all encoded bits a new error free code results. A complete
failure mode analysis of the syndrome generation logic is required to
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guarantee that all possible failure paths are tested. However the
tvo tests 1) complementing the last encoded bit and testing for all
syndrome outputs being 1 and 2) complementing the remaining
encoded bits and testing for all syndrome bits being 0, test all
syndrome failure modes which would result in no error detection when an
error exists.
Errors in the correction logic are checked by regeneration of the syndrome
after the completion of the correction. Failure in the correction logic
will result in a syndrome indicating an error when the second syndrome
is generated.
By adding one more bit to each memory word , additional detection capabilities
can be achieved. The additional bit is encoded by generating parity over
the Hamming encoded results. This additional bit provides single error
correction double error detection capabilities. With a parity bit added
four possible conditions exist which are:
Hamming Indication Parity Indications
No Error No Error
Error Error
No Error Error
Error No Error
The first condition (no error indicated by Hamming or parity) indicates that
proper error free operation has occurred. The second condition indicates a
single error has occurred and can be corrected by the Hamming procedure.
The third condition indicates a single error in the parity bit has occurred.
The fourth condition indicates a double uncorrectable error has occurred.
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11011010101101010101010101101010
10110110011011001100110011011001
10000000000000000000000000000000
01110001111000111100001111000111
01000000000000000000000000000000
00100000000000000000000000000000
00010000000000000000000000000000
00001111111000000011111111000000
00001000000000000000000000000000
00000100000000000000000000000000
00000010000000000000000000000000
00000001000000000000000000000000
00000000100000000000000000000000
00000000010000000000000000000000
00000000001000000000000000000000
00000000000111111111111111000000
00000000000100000000000000000000
00000000000010000000000000000000
00000000000001000000000000000000
00000000000000100000000000000000
00000000000000010000000000000000
00000000000000001000000000000000
00000000000000000100000000000000
00000000000000000010000000000000
00000000000000000001000000000000
00000000000000000000100000000000
00000000000000000000010000000000
00000000000000000000001000000000
00000000000000000000000100000000
00000000000000000000000010000000
00000000000000000000000001000000
00000000000000000000000000111111
00000000000000000000000000100000
00000000000000000000000000010000
00000000000000000000000000001000
00000000000000000000000000000100
00000000000000000000000000000010
00000000000000000000000000000001
Figure 5.13 32 Bit Encoding Matrix
00000000000000000000000000000001111111
00000000000000011111111111111110000000
00000001111111100000000111111110000000
00011110000111100001111000011110000111
01100110011001100110011001100110011001
10101010101010101010101010101010101010
Figure 5.14 Syndrome Generation Matrix
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Figure 5.15 Parity Generation Logic
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Since the memory will be 32 bit, data word length compatible it is likely
that a 32 bit data word length will be used, though any data word length
which is an integer multiple of 32 bits can be used. The encoding matrix
for 32 data bits is shown in figure 5.13 and' the syndrome generation matrix
in figure 5.14.. The hardware implementation of the encoding and syndrome
matrix requires multiple input parity generating logic. Parity generation
is obtained by using exclusive or gating. Figure 5.15 shows the logic
required to obtain a 15 input parity generation using 2 input exclusive
or gates. With 15 inputs 14 2 input exclusive or gates are required. In
general an N input parity generation network requires N-1 two input exclusive
or gates. The combined encoding and syndrome generation matrices for
several word lengths expressed as the number of required 2 input exclusive
or gates is given in figure 5.16. The first column gives the number of
data bits. The second column the number of 2 input exclusive or gates
Word length
16
32
64
96
Exclusive or gates
75
174
403
643
reduced desig
57
122
249
363
Figure 5.16 Encoding and Syndrome Logic Requirements
required to mechanize the Encoding and Syndrome logic if each multiple
input parity tree is mechanized independently. Investigating the
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Intermediate logic terms generated in each parity tree mechanization shows
that some terms are duplicated. Removing this duplication results in the
number of 2 input exclusive or gates listed in the third column.
5.3.4- Reliability Enhancement
The main purpose of employing error detection and correction logic is to
increase the memory reliability. The reliability model of the memory is
a series string of elements including such items as power supply, memory
control unit, timing and control logic, etc. One of these series reliability
elements is the bit direction circuitry which includes the bit lines, bit
selection logic, sense amplifiers and error correction detection logic.
Because the bit direction circuitry contains the bit lines, sense amplifiers
and bit selection logic it represents a significant portion of the total
memory and a significant contributor to total memory reliability. In order
to develop a reliability model of the bit direction circuitry for use in
analyzing the error and correction logic a failure probability Pf is
sb
defined. Pf is the probability that a failure will occur in one Nth of
sb
the bit lines or one Nth of the selection logic or a specific sense amplifier
during a given mission, where N is the number of data bits in a word. The
total probability that a bit failure will occur in a memory without error
correction and detection logic is then
In adding error correction and detection logic X additional bit lines per
word must be added and the error correction and detection logic which is
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defined to have a mission failure probability of Pf . Tne probability
P
that a memory bit error will occur then is
Pf = 1- -f=b +(S«) (1-Pf Bb' Pf
sb
Equations 1 and 2 can- be expanded to give
P
 OTf . JiifJJLp2 + .» (3)
and
T, _ T> . (N+XXN+X-1)Pf - +
Measuring Pf as a ratio of Pf allows equation A to be rewritten as
P sp
-- , (N+X) (N+X-1) P (5)
Figure 5. 17 shows equations 3 and 5 evaluated for a 32 data bit word length,
(N=32) and for various values of k and Pf . The value of X was made equal
sb
to 7, the requirement for the Extended Hamming code. The figure shows that
even in an extreme case where the error correction and detection logic is
8 times more complex than a single bit line circuitry and mission failure
probabilities are high, a factor of 2 improvement in reliability is achieved
and that a more typical improvement figure would be 20.
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5.A Operational Parameters
5.4..1 Digit Atord Current Margins
There exists boundaries on word and digit current magnitudes. If these
boundaries are exceeded a write operation can result in the wrong state
being written or destructive readout rather than non-destructive read-
out can occur during a read operation. Margins are an inherent character-
istic of all memories indicating the range of input signals over which
the memory will operate. Memory investigations to this point in time
have been primarily devoted to maximizing these current margins.
5.4.2 Line Length
The electrical characteristics of the word and digit lines exhibit
distributed line resistance and shunt capacitance to ground. The shunt
capacitance in conjunction with the line resistance causes the current
along the line to decrease in magnitude with distance from the current
drive source. Considering this phenomenon in conjunction with the word
current margins limits the maximum word line length. Setting the current
at the drive source end of the word line to the upper current margin
boundary, limits the word line length to where the minimum current margin
boundary is produced at the oppostie end of the line. Two methods
exist for decreasing the shunt capacitance and thus increasing
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the word line length. The capacitance can be reduced by either in-
creasing the separation between the magnetic film and the line or by
decreasing the line width. Both of these methods result in a reduction
of signal output during the read operation, reducing the memory signal
to noise ratio. The shunt capacitance effect upon the digit lines
is less severe causing a reduction in signal output only with no
major effect upon margins.
5.4-3 Line Spacing
The spacing between adjacent word and digit lines determines the bit
density. Since maximum line length is limited as described above, line
spacing dictates the number of bits along any line. If the line spacing
is too small reading and writing a bit will disturb adjacent bits.
Adjacent bit disturb is to some extent controllable by reducing line
width and reducing film thickness.
5.A.A Line Width and Film Thickness
Reducing line width or film thickness will reduce the influence of bits
upon their adjacent neighbors. A reduction of line width or film thickness,
also reduces the amount of magnetic material used in recording each* bit.
The reduction in magnetic material results in a reduction of output
signal during a read cycle and thus a decrease in signal to noise ratio.
An additional effect of reducing line width is to increase the distributed
line resistance. An increase in distributed line resistance causes the
current loss along the line to increase resulting in a reduction of the
maximum allowable line length.
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5.4,5 Word Current Frequency
The frequency of the word current and thus the frequency of the
digit line sense signal influences the line length, the output
sense signal magnitude and memory speed. Increasing the frequency in-
creases the attenuation caused by the distributed line shunt capacitance,
thus reducing the maximum line length. The digit line sense signal
magnitude is directly proportional to word current frequency thus
the memory signal to noise ratio increases with word current frequency.
To read or write the memory a fixed number of word current cycles must
occur. By increasing the word current frequency the duration of each
cycle decreases thus increasing memory speed.
5.A.6 Array Design
This interplay of primary memory parameters presents a multivariable design
problem. The determination of the optimum memory configuration can occur
only after a lengthy testing and analysis effort. To date this effort has
produced an array having adequate margins and signal to noise ratios to allow
reliable operation with fair bit densities. Further studies of array para-
meteiscan be expected to offer significant improvements in density and
speed. Univac selected the present configuration with a conservative view
such that wide array margins exist. The major parameter values of the
present design (feasibility model) are:
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maximum word line length
maximum digit line length
minimum word line spacing
minimum digit line spacing
word current frequency
digit sense frequency
word line width
digit line width
122 cm (48 in)
122 cm (48 in)
.015cm (.006in)
.031cm (.012 in)
10 MHz
20 MHz
.0076cm (.003-in)
.010cm (.004 in)
The line length must be shared between the film overlay length and the line
termination circuitry. The termination circuitry requires approximately
25 tfro of this length making 97 cm available for film overlays. The film
substrates are made in approximately 5 cm squares with clearance space between
each square. The result is that the maximum stack size has 2808 digit lines
and 5616 word lines. Using these values it is possible to construct in a
23
single stack 8,388,608 (2 J) data bits plus sufficient additional storage
area for dummy digit lines, parity, error correction/detection codes and
12.5$ spare word lines. This results in a requirements for 12 stacks of this
a
size to obtain 10 data bits.
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6.0 TRADE STUDY DEFINITIONS
6.1 Memory Option Definition
8 •There are many design options available for inclusion in a 10 bit oligatomic
mass memory trade study. Gross considerations of trade factors such as
weight, reliability, maintainability and cost along with technological
constraints of present oligatomic memory development have led to three primary
designs which will be compared in the trade studies. Within each primary
design option there are suboptions which consider the selection of parity,
error correction/detection (BCD) and spare word lines within the design.
Figure 6.1 is a list of the primary and sub-options with governing character-
istics of each. Technology constraints restrict the number of bits which
can be placed upon a single memory array. These constraints exist because
of an interplay between digit/word current margins, line length, line spac-
ing, line width, film thickness and word current frequency. In order to show
this interplay basic characteristics of each effect will be discussed. Figure
6.2 shows how multiple stacks may be connected.
Option
--v;vwf>'.7i>-
1
1A
1B
1C
2
2A
2B
2C
3
3A
3B
3C
Module
size
108 bits
108 bits
108 bits
108 bits
16M bits
16M bits
16M bits
16M bits
8M bits
8M bits
8M bits
8M bits
Parity
NO
YES
YES
YES
NO
YES
YES
YES
NO
YES
YES
YES
ECD
NO
NO
YES
YES
NO
NO
YES
YES
NO
NO
YES
YES
Spare Word
Lines
NO
NO .
NO
YES
NO
NO
NO
YES
NO
NO
NO
r&'i
Figure 6.1 Memory Trade Study Options
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a
1. A 10 bit memory where 12 memory stacks are placed in a single
package. This option provides best allowable packaging parameters,
with potential loss in flexibility, form factors, and architectural
options.
82. A 16 million bit module, thus requiring 6 modules to obtain 10
bits. Each module will contain 2 memory stacks. This option com-
pares the baseline to a single stack per module. Other multiples
of the stack can be extrapolated.
g
3. A 8 million bit module, thus requiring 12 modules to obtain 10
bits. Each module will contain 1 memory stack. This stack is
above the minimum capacity required by the flight programs, and
representative of a building block with low capacity.
For each primary option the same set of four reliability directed suboptions
will be investigated.
These four suboptions are:
A. The memory will contain no parity, no error correction/detection
(ECD) encoding and no spare word lines.
B. The memory will contain a parity bit for each 32 bit word but
have no ECD encoding or spare word lines.
C. The memory will contain parity and ECD encoding (i.e., extended
Hamming Code) in each 32 bit word but have no spare word lines.
D. The memory will contain parity and ECD encoding and 12.556 spare
word lines.
An additional dimension of suboptions will be defined below (Section 6.2.16)
as a variation of word selection logic.
6.2 Detailed Hardware Definitions
Figure6.3iaa detailed memory block diagram showing the major memory elements.
The functions required of the most complex suboptions (i.e., suboption C and
D) are shown and indicated as ECD testing, ECD generation, parity testing
and parity generation. In the less sophisticated suboptions these blocks \
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are eliminated as indicated by the auboption definition. The following
is a brief description of each functional block in-
cluding estimates of parameters important in establishing weight, power,
reliability and cost.
6.1.2 Power Supply
It is assumed that the memory will require four different dc supply
voltages. The power supply consists of a multi-winding transformer
supplying four diode full wave rectifiers. Each rectified output is
filtered and voltage regulated. Power transient protection is provided
by automatically off sequencing the memory upon detection of a lower
limit primary supply voltage. Off sequencing will- await the completion
of any memory cycle in process. The power supply filters provide
sufficient energy storage for the execution of at least one memory cycle.
Electrical on/off switching is provided on the primary. The total power
supply contains the following parts:
transformer
chokes
capacitors
resistors
diodes
transistors
- 1
- 4-
- 28
- 42
- 16
- 22
solder connect ions - 260
It is assumed that the power supply will be designed for the apaulfio
application and will have an overall power efficiency of 70%.
71
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I
I Power
I Supply
I _.
i
Interface
Electronics
Data Register |
Timing and
Control
Address Register
Data Read/
Write Logic
Address Decode
Logic
Digit Select
Switches
Word
Oscillator
Figure 6.2 Typical Functional Memory Block Diagram
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Power
Supply Interface Electronics
Data Register
BCD
Testing
BCD
Generation
Parity
Testing
Parity
Generation
Sense
Amplifiers
Digit
Drivers
Digit Line Switches
Memory
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Timing and
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T
Address Register
Digit Address
Decode
Digit
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•p
•H
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Word Address
Decode
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Logic Level
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Figure 6 3 Detailed Memory Block Diagramr
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6.2.2 Interface Electronics
The Interface electronics will receive and deliver data on two different
memory channels, one serial and the other parallel. Priority logic
will resolve conflicting requests between the two channels. The serial
channel will provide buffering to allow for the parallel channel to
operate while a serial to parallel or parallel to serial conversion
is occuring in the, serial channel. It is assumed that the interface
electronics is mechanized using integrated circuits. The total number
of IC's required to mechanize the dual channel interface is dependent
upon the primary option mechanized. For each of the three options
the required number of integrated circuits are assumed.as:
Option 1 (108 bits) - 48 IC's
Option 2 (16 M bite) - 47 IC's
Option 3 (8 M bits) - 46 IC's
6.2.3 Timing and Control Electronics
The timing and control electronics provides the source of all logic
signals to cause the sequential memory operations to occur in a timely
manner. The word current oscillator is the internal primary
clock. The timing and control logic is assumed to be mechanized
entirely with IC's. The timing and control circuitry is dependent upon
the suboption employed. For each suboption the following number of
IC's are estimated:
PX 6676
Suboption A - 12 IC's
Suboption B - 16 IC's
Suboption C - 21 IC's
Suboption D - 21 IC's
6.2.A Data Register
The data register includes 32 flip-flops, one for each bit in the
data word, independent of the option or suboption. Assuming two flip-
flops per 1C yields a total requirement of 16 IC's for the data register.
6.2.5 Address Register
The address register length is dependent upon the number of memory
words and thus dependent upon the primary options. The number of address
bits required to address each option is:
Option 1 - 22 bits
Option 2 - 19 bits
Option 3 - 18 bits
Assuming 2 flip-flops per 1C the number of IC's required to mechanize
• the address register for each option is:
Option 1 - 11 IC's
Option 2 - 10 IC's
Option 3 - 9 IC's
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6.2.6 BCD Testing
The ECD testing logic is required only in suboptions C and D.
The ECD testing logic consists of register storage for an additional
6 data bits read from memory, the syndrome generation logic, correction
logic incorporating parity testing results and fault indication
outputs. It is estimated that the total number of 1C'a required to
mechanize the ECD testing logic is 26.
6.2.7 Parity Testing
Parity testing is included only in suboptions B, C, and D. The number
of bits which must be tested is dependent upon the presence of ECD
codes. The estimated logic requirements for parity testing for each
suboption is:
Suboption A - 0 IC's
Suboption B - 4. IC's
Suboption C - 5 IC's
Suboption D - 5 IC's
6.2.8 Sense Amplifiers
Each sense amplifier must provide 80 to 90 db of gain with controlled
phase shift characteristics. The discrete components required to
mechanize a sense amplifier are:
transistors - 9
resistors - 33
capacitors - 21
! solder connections -153
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The number of sense amplifiers required Is dependent upon the number
of bits read from memory on each read cycle, and thus the suboptlon
used. For each suboptlon the number of sense amplifiers required is:
Suboption A -32
Suboption B -33
Suboption C - 39
Suboption D - 39
6.2.9 ECD Generation
The ECD generation logic is required only in suboptions C and D.
The ECD generation logic consists of generating 6 parity terms. To
generate these 6 parity terms requires 11 IC's.
6.2.10 Parity Generation
The parity generation logicis used only in suboptions B,C, and D and
consists of generating a single parity output for all bits to be stored
in the memory. The number of IC's required is dependent upon whether
ECD codes are mechanized and thus upon the suboption employed. The
number of IC's required for each suboption is:
Suboption A - 0 IC's
Suboption B - 3 IC's
Suboption C - 4 IC's
Suboption D - 4 IC's
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6.2.11 Digit Drivers
The digit drivers convert the logic level outputs of the data register,
BCD generation logic and Parity generation logic to a current source
for driving the digit lines during a write operation. The digit
drivers are mechanized from discrete components with each digit driver
consisting of:
transistors - 5
resistors - 8
capacitors - 4-
diodes - 1
solder connections- 43
The number of digit drivers is dependent upon the suboption employed
and for each suboption are:
Suboption A - 32
Suboption B - 33
Suboption C - 39
Suboption D - 39
6.2.12 Digit Address Decode
The digit address decode logic is dependent upon the primary option
being mechanized. The digit address decode logic determines which net
of digit lines are connected to the digit drivers or sense amplifiers
depending upon a memory read or write cycle. The number of digits in
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each set la dependent upon the suboption i.e., 32 for suboption A,
33 for suboption B and 39 for suboption C and D. The number of sets
in each memory array is 64. independent of the primary option or sub-
options. The number of memory arrays is dependent upon the primary
option with 12 memory arrays required for option 1, 2 for option
2 and 1 for option 3. The digit address decode logic must generate
logic outputs enabling the digit line switches to select 1 set
out of 768 for option 1, one set out of 128 for option 2 and
1 set out of 64. for option 3. The digit line switches require
coincident inputs to select a digit line. The digital address
decode logic is divided into two sections, each section providing
half of the coincident input requirements. Each section decodes
a separate portion of the address register bits into independent
logic states. The number of logic states required by each section
for each primary option is:
Option
1
2
3
Secti*
24
8
8
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1 Section 2
32
16
8
The number of 1C'a required to perform the digit address decoding for
each option is:
Option 1 - A 1C'a
Option 2 - 2 IC's
Option 3 - 2 IC's
6.2.13 Digit Logic Level Converters
For each output of the Digit Address decode logic a level converter
must be provided to change the logic voltage outputs to the voltage
values required by the digit line switches. Each level converter requires
the following discrete components.
transistors - A i.
resistors 7 |
capacitors - 1
diodes - 2
solder connections - 37
The number of digit logic level converters required in each option is:
FX 6676
Option 1 - 56
Option 2 -24,
Option 3 - 16
6.2.U Digit Line Switches
The digit line switches are manufactured in hybrid circuits. The
hybrid circuits consist of placing resistors using a silk screening
process on a printed circuit substrate. Transistors, capacitors
and transformers are added as discrete components with the completed
circuit packaged as a sealed unit. Each hybrid circuit services
eight digit lines plus a dummy digit line and includes the phase
detection and pre amplifier circuitry. Each hybrid circuit contains:
transistors - 11
resistors - 31
capacitors - 3
transformers - 1
solder connections* - 225
More than one level of digit line switching is required. An example
is best used to show the requirements of additional switching levels.
Option 1A has a total of 276^ 8 digit lines including the dummy lines.
This requires a total of 3072 digit line Bwitch hybrid circuits on the
first level of switching. Thus there are 3072 outputs which must be
routed to 32 sense amplifier inputs or 96 outputs to each input.
*For reliability calculations it is assumed that the silk screened resistor
connections to the printed circuit are similar to a solder connection.
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Connecting all 96 switch outputs to a sense amplifier input will result
in excessive noise and signal loss. By providing a second level of
switching the 96 inputs are reduced to 12. The maximum sense
amplifier fan-in is 16 thus a fan-in of 12 is acceptable. The
table below shows the first level, second level and total number of
hybrid circuits required for each option.
Option
1A
1B
1C
1D
2A
2B
2C
2D
3A.
3B
3C
3D
First level
3072
3168
3744
3744
512
528
624
624
256
264
312
312
Second level
384
396
468
468
0
0
0
0
0
0
0
6
Total
3456
3564
4212
4212
512
528
624
624
256
264
312
312
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6.2.15 Word Line Switches j
The word line switches are manufactured using hybrid circuit technology.
 }i
Each hybrid circuit contains
transistors - 20 |
resistors - 20
solder connections - 175
Each hybrid circuit can select one of 16 word lines, thus there is a
hybrid line switching circuit for each 16 word lines. The number of
hybrid circuits required is thus determined by the number of word
lines which in turn is dependent upon the primary option being considered.
For each primary option the number of hybrid circuits required are:
Option 1 - 3072
Option 2 - 512
Option 3 - 2 5 6
6.2.16 Word Address Decode
There are two options available for mechanizing the word address decode
logic. The memory contains several memory arrays, i.e., 12 for
option 1, 2 for option 2 and 1 for option 3. Some of the address register
bits determine the memory array being referenced. These bits are used
in the digit line switches to determine which memory array is used as an
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input to the sense amplifiers or receives digit current during a write
operation. Since switching between arrays is provided in the digit
direction it is not necessary to provide switching between the arrays
in the word direction. If switching between arrays is not provided
in the word direction then word current will flow in one word line
of each array during each read and write operation. Word current
magnitudes are critical for proper memory operation and are generated
by a controlled current source supplied by the word current oscillator.
Individual word line impedance is not controlled to the same degree of
accuracy as that required for word current magnitude. Therefore word lines
cannot be driven in parallel.Thus in order to allow word currents to
simultaneously flow in a word line in each memory array requires that
each array be provided with its own current source.
The second option requires that the word address decoding logic provide
outputs to select between the memory arrays. Each word address decoding
output must be provided with a logical level converter. For each
primary option the number of word address decoding outputs are:
Option 1 - 448
Option 2 - 1 9 2
Option 3 - 128
If word current is allowed to flow in a single word line in each
memory array the number of word address decoding outputs is 128.
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A second level of suboptions will be defined and designated as x and y
where suboption x allows word current flow in a single word line *md
suboption y allows word current flow simultaneously in one
word line in each array. The number of 1C'a required to mechanize
the word address decode logic for each primary option and^ subr
option is:
Option 1x - 30 1C's
Option 2x - 7 IC's
Option 3x - 2 IC's
Options 1y,
27, or
3y -2 IC's i
The selection of suboptions A, B, C and D does not affect the word
address decode logic.
6.2.17 Word Logic Ltvel Converters
A word logic level converter must be provided for each word address
decode output. The word logic level converters are the same as the
digit logic level converters containing the following discrete components.
transistors - <4
resistors - 7
capacitors - 2
diodes - <- 2
solder connections - 37
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The number of word logic level converters required for each primary
option and each x and y suboption is:
Option 1x - 448
Option 2x -192
Option 3x -128
Options 1y,
2y, and
3y - 128
6.2.18 Word Oscillator
The word oscillator produces a crystal controlled sinusoidal output
at a frequency of 10 MHz. The output most have very low harmonic
distortion for proper memory operation. The output of the oscillator
is a current amplifier which will provide a constant 55 ma. of current
to a word line. For those options having more than one word line driven
at the same time a current driver for each line must be provided. The
components required to mechanize the oscillator are:
transistors - 5
diodes - 2
resistors - 12
capacitors - 6
crystals - 1
solder connectibns - 57
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The components required to mechanize each current driver are
transistors - 5
diodes - 1
resistors - 7
capacitors - 4
solder connections - 45
The number of current drivers required is dependent upon the primary
option and the x and y suboptions:
Options 1x, 2x, and 3x - 1
Option 1y - 12
Option 2y - 2
Option 3y - 1
6.2.19 Memory Arrays
The number of memory stacks employed is dependent upon the primary,
option:
Option 1 - 12
Option 2 - 2
Option 3 - 1
The number of lines on each stack is dependent upon the suboption
employed:
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Option Word lines Digit lines
A 4096 230^
B 4096 2376
C 4-096 2808
D 4608 2808
The word and digit line spacing is .015cm. (.006 in) and .031cm (.012in)
respectively. To account for spacing between substrates average line
spacings of ,017cm and ,034cm will be assumed. This results in single
stack dimensions and areas for each suboption of:
Option Length Width Area
A 69.6cm(27.4in) 78.3cm(30.8in)5455 sq. cm(846 sq.in.)
B 69.6cm(27.4in) 80.8cm(31.8in)5625 sq. cm(872 sq. in.)
C 69.6cm(27.4in) 95.5cm(37.6in)6648 sq. cm(1030 sq. in.)
D 78.3cm(30.8in) 95.5cm(37.6in)7479 sq. cm(1159 sq. in.)
The above estimates of hardware required to achieve each memory function must
be used to determine which option and suboption should be selected for
implementation. The selection must be based upon the relative influence of
each option upon the trade factors of cost, weight, volume, reliability, power
speed, and maintainability. Since two of the primary options are modular
g
designs requiring several modules to achieve the full 10 bit capacity,
g
comparisons will be based upon implementing a full system having 10 bit
capacity. Ea.ch trade factor will be evaluated separately.
7.0 TRADE PARAMETER EVALUATION
7.1 Coat
The most meaningful cost measure for determining the relative merit of
optional system designs is total cost of ownership. Total cost of owner-
ship has four visible factors.
Development, non-recurring
Cost to purchase, recurring
Logistics
Payload Delivery Cost
The non-recurring costs are measured from a given state-of-the-art to
implement a recommended design. The costs may vary directly with the amount
of risk in the development. The design options within the descriptions
have been normalized to an existing state-of-the-technology. Thus no fur-
ther consideration of this factor is required for option comparison. Cost
comparisons with other technologies ipay be based on breakthroughs required
for a viable memory technology, and consideration of the questions) "Does
the memory technology fill a need in a given performance range?" and "Is
the performance range vide enough to allow multiple applications?" The
oligatomic technology provides optimistic answers to both of these questions.
In determining the recurring costs of a mass memory the relationship between
the number of units produced and the cost per unit must be considered.
Analysis of historical data on a new technology film memory provided the
following results:
Production cost of the 18th unit was lg>% the production cost
of the first unit.
Production cost of the 50th unit was 38% of the first.
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Figure 7.1 shows a graph of the relative production costs as a function of
the number of units produced. In order to apply this curve to the cost
analysis the expected number of units produced must be known. In fulfilling
g
a 10 bit requirement, 6 times more option 2 units must be produced than
option 1 units, and 12 times more option 3 units than option 1 units. As
g
a point for comparison it will be assumed that 10 memories of 10 bit
capacity are to be produced. The important cost computation for comparison
purposes is the production costs of the total number of units required by
g
each option to produce the desired number of 10 bit memories. That is the
total production cost rather than the Nth unit production cost. This factor
is computed from the integral under the curve. Normalizing costs to the
first production unit in each option yields the cost for the first 10 option
1 units is 7.33 times the first option 1 unit cost, the cost for the
first 60 option 2 units is 28.62 tiroes the first option 2 unit cost and for
the first 120 option 3 units is 50.95 times the first option 3 unit cost.
HE 6676
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These cost factors will be applied when comparing the relative costs of the
primary options. The unit cost estimates of each primary option and suboption
will be developed from a total parts count. The completed assembly costs
will be estimated for each part and thus a total unit cost determined from
the parts count. Figure 7.2 is a list of the parts required for each design
option. For the D suboption which will include spare word line switches
additional hybrid circuits have been added. In an actual mechanization of
this option additional switches would be added to each existing hybrid
circuit rather than increasing the total number of hybrid circuits. The
estimated cost of each component including amortized assembly, packaging,
testing, printed circuit, fabrication, inspection and rework costs are:
transistors $2.16
resistors $1.39
capacitors $1.49
integrated circuits $13.90
diodes $1.44
transformers |19.38 i
chokes $11.34
crystals $16.34
hybrid digit switch $38.96
hybrid word switch $38.40
array costs $ .54 per sq. cm
These cost figures are estimates based upon engineering opinion and do not
represent actual memory costs. Actual costs would have to be based upon
a detailed analysis of all cost sources with a known quantity to be manufactured,
To develop actual cost data for the number of options being studied is beyond
the scope of a trade study. The cost estimates are of sufficient accuracy
to obtain relative cost merits between the various designs.
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The cost per memory module is determined by summing the component costs
over all of the components for each configuration. The results of this
summation are shown in figure 7.3. Direct comparisons of the data
is not meaningful since the bit capacity of the three primary
options is different.Figure 7«4 shows the unadjusted costs required for each
g
option in mechanizing a 10 bit memory. Figure 7.5 is the unadjusted cost per
bit of each memory option. These cost values have not been adjusted for the
difference in number of modules produced. The estimated component costs are
based upon producing more than one item. Since it is assumed that the estimated
cost figures are true for the average production coats of the first 10 units
g
and ten 10 bit memorys are to be manufactured, then the option 2 costs should
be reduced by 34.9/6 and the option 3 costs by 42.1#. Figure 7.6 and 7.7 give the
g
adjusted average 10 bit memory costs and the per bit memory costs for the
various options. These are the cost figures which should be used for relative
g
comparisions assuming that the total number of 10 bit memories to be manu-
factured is near 10. Comparing these cost figures shows that costs are
8
reduced by modularizing the 10 bit designs. Comparing figure 7.6 vith figure 7.4
shows ' this cost reduction is due to a reduction in per unit costs with the
number of units produced. Between the A, B, C and D suboptions the cost
increases as additional memory features are added as would be expected.
A contribution to cost which has not been included but which will influence
the relative costs of the D suboption is yield. By employing word line spares
correcting single bit failures or word line
PX 6676
A
B
C
D
1
306.1
311.7
344.9
365.1
2
56.4
57.4
63.6
66.2
3
31.8
32.5
36.2
37.9
Suboption
A
B
C
D
298.3
303.9
337.1
357.2
54.7
55.8
62.0
64.6
31.8
32.5
36.2
37.9
Suboption y
Figure 7.3 Memory Module Cost (K dollars)
A
B
C
D
306.1
311.7
344.9
365.1
338.4
344.4
381.6
397.2
.
381.6
390.0
434.4
454.8
Suboption x
A
B
C
D
298.3
303.9
337.1
357.2
328.2
334.8
372.0
287.6
381 .6
390.0
434.4
454.8
Suboption y
Figure 7.4 10 Memory Cost (K dollars)
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A
B
C
D
1
.304
.310
.343
.363
2
.336
.342
.379
.395
3
.379
.387
.431
.452
Suboption x
A
B
C
D
1
.296
.302
.335
.355
2
.326
.333
.369
.385
3
.379
.387
.431
.452
Suboption y
Figure 7.5 Memory cost per bit (cents)
A
B
C
D
1
306.1
311.7
344.9
365.1
2
220.3
224.2
248.4
258.6
3
220.9
225.8
251.5
263.3
Suboption x
A
B
C
D
1
298.3
303.9
337.1
357.2
2
213.7
218.0
242.2
252.3
3
220.9
225.8
251.5
263.3
Suboption y
,8Figure 7.6 Adjusted 10 bit memory costs (K dollars)
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A
B
C
D
1
.304
.310
.343
.363
2
.219
.223
.247
.257
3
.219
.224
.250
.262
Suboption x
A
B
C
D
1
.296
.302
.335
.355
2
.212
.216
.240
.250
3
.219
.224
.250
.262
Suboption y
Figure 7.7 Adjusted cost per bit (cents)
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failures during manufacturing would be greatly simplified. Thus
depending upon the yields experienced suboption D could show a lower
cost than other suboptions. Comparing the suboption x and y shows that
suboption y has the least cost.
7.2 Power
The Importance of power as a trade factor is application dependent.
For a space application where power is an important trade factor several
minor design modifications can be mechanized to conserve total energy
drain upon the spacecraft power source. A major means of reducing the
power load is to take advantage of the memory duty cycle. In a normal
application a mass memory is used only for brief periods of time. Typically
a mass memory duty cycle may be below *\%. Unless special provisions are
made to shut off the power to the memory when it is not in use, it will
continue to use almost full power even without data being read from
or into the memory. Thus a 99$ reduction in power can be achieved by
turning off the powdr to the memory when it is not in use. For the purposes
of this study, power will be assumed to be an important trade factor.
If it is not an important trade factor the total analysis of power as
a parameter is meaningless. The power requirements of each memory
functional element is discussed below.
Power Supply - The power used by the power supply is dependent upon
the output power which must be provided. Good power supply design
will result in efficiencies as high as 70$ in a memory application.
Thus to account for power supply lossesthe total power requirements of
the remaining: component's \ will be multiplied by a factor of 1.3.
EC 6676
Interface Electronics - The Interface electronics is mechanized using
integrated circuits. It will be assumed that each integrated circuit
requires 75mw power vhen operating. The total operating power
requirements for the interface electronics is then
Option 1 3600 mw
Option 2 3525 mw
Option 3 34-50 mw
Timing and Control Electronics - The timing and control electronics is
mechanized using IC's yielding total operating power requirements of
Suboption A 900 mw
Suboption B 1200 mw
Suboption C 1575 mw
Suboption D 1575 mw
Data Register - The data register is composed' by 16 IC's which require an
operating power of 1200 mw.
Address Register - The address register is mechanized with IC's requiring
an operating power of:
Option 1 825 mw
Option 2 750 mw
Option 3 675 mw
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BCD Testing - The BCD testing logic is mechanized with IC's
requiring an operating power of:
Suboption A 0 mw
Suboption B 0 mw
Suboption C 1950 mw
Suboption D 1950 mw
Parity Testing - Parity testing is mechanized with IC's requiring
an operating power of:
Suboption A 0
Suboption B 300 mw
Suboption C 375 mw
Suboption D 375 mw
Sense Amplifiers - The sense amplifiers are mechanized using discrete
components. Each amplifier has 9 transistors with an estimated average
power drain of 65 mw per transistor. The total operating power
drain for each suboption is:
Suboption A 18720 mw
Suboption B 19305 mw
Suboption C 22815 mw
Suboption D 22815 mw
100
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BCD Generation - BCD generation ia mechanized using 11 1C'a resulting
in a operating power drain of:
Suboption A 0 mw
Suboption B 0 mw
Suboption C 825 mw
Suboption D 825 mw
Parity Generation - Parity generation is mechanized using integrated
circuits resulting in an operating power drain of:
Suboption A • 0
Suboption B 225 mw
Suboption C 300 mw
Suboption D 300 mw
Digit Drivers - The digit drivers are mechanized from discrete
components and must provide < 31 ma in writing a one and 22 ma in
writing a zero. This current is supplied to approximately 400 ohms
including the output resistance of the circuitry. If it is assumed that
as many ones as zeros are written and that the memory is used only
half the time in the write mode (the other half of the time the memory
being used in the read mode) then the average output power of the digit
driver is 14.0 mw. In addition to the output power supplied,the digit
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driver circuitry has five translators which require an estimated
30 nw each. The average digit driver power is then 290 mw. The
operating power for each suboption is then:,
Suboption A 9280 mw
Suboption B 9570 mw
Suboption C 11310 mw
Suboption D 11310 mw
Digit Address Decode - The digit address decode logic is mechanized with
integrated circuits having an operating power requirement for each
option of:
Option 1 300 mw
Option 2 150 mw
Option 3 150 mw
Digit Lo^ ic Level Converters - The digit logic level converters are
mechanized from discrete components with an average operating power
requirements of 125 mw. The requirement for each option is then:r
Option 1 7000 mw
Option 2 3000 mw
Option 3 2000 mw
Digit Line Switches - The majority of the circuitry with the digit
line switch hybrid circuit packages is FET switching networks which
do not require power supply connections. The power loss of these
circuits is accounted for in the power requirements of the drive
circuits. Each digit line switch hybrid circuit also includes a
sense preamplifier which requires 37 mw of power. The total operating
power requirement of the digit line switches for each option and
suboption is:
Option 1A 127872 mw
Option 1B 131868 mw
Option 1C 155844 mw
Option 1D 155844 mw
Option 2A 18944 mw
Option 2B 19536 mw
Option 2C 23088 mw
Option 2D 23088 mw
Option 3A 9472 mw
Option 3B 9768 mw
Option 3C 11544 mw
Option 3D 11544 mw
Word Line Switches - The word line switch hybrid circuit packages
do not require any directly supplied power from the power supply.
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All power absorbed by these circuits is accounted for in those
circuits which drive the word line switches.
Word Address Decode - The word address decode logic is mechanized
with integrated circuits with a total operating power requirement
of:
Option 1x 2250 mw
Option 2x 525 mw
Option 3x 150 mw
Option 1y 150 mw
Option 2y 150 mw
Option 3y 150 mw
Word Logic Level Converters - The word logic level converters are
mechanized with discrete components with each converter requiring 125
mw. The total operating power requirement for each option is:
Option 1x 56000 mw
Option 2x 2^ 000 mw
Option 3x 16000 mw
Option 1y 16000 mw
Option 2y 16000 mw
Option 3y 16000 mw
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Word Oscillator - The word oscillator and its output current drivers
are mechanizedfrom discrete components. The operating power require-
ments of the oscillator is 325 mw. Each current driver must supply
1210 mw of word current power. The current driver requires 1535 mw
to supply this power. The total operating power required by this
circuitry for each option is
Option 1x 1860 mw
Option 2x 1860 mw
Option 3x 1860 mw
Option 1y .18745 mw
Option 2y 3395 mw
Option 3y 1860 mw
Figure?. 8 shows the accumulated operating power requirements for each option
and suboption. There are several techniques available for reducing the
average power requirements of the memory. A mass memory is not used con-
tinuously in a typical application. A conservative estimate of memory
duty cycle would be 1%. By providing the ability to switch power on and
off of the memory and taking advantage of the 1$ duty cycle, the average
power requirements of each module is a hundredth of that shown.
The modular designs of options 2 and 3 also allow for a reduction in total
power requirements, By applying power to only the module under immediate
g
use the operating power requirements of a 10 bit modular memory is the
g
power required by a single module. Thus the average power of a 10 bit
memory assuming a 1% duty cycle for each option is a hundredth of the
values given.
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1
2
3
A
197
106
81
B
305
109
84
C
247
125
97
Suboption x
1
2
3
A
164
97
81
B
172
100
84
C
3U
116
97
Suboption y
Figure 7.8 Module Power Requirements (watts)
PX 6676
7.3 Reliability
In developing the reliability trades a basic simplyfing assuption is
required. Any component failure, although affecting only a single bit,
is counted as a memory failure. In practice , many such failures may
be isolated and bypassed without seriously affecting the system.
Observations of failures of electronics components show that the life
of a typical electronic component can be divided into three periods.
The first period is called the infant failure period which is characterized
by high failure rates. It is during this period that those parts having
manufacturing defects fail. The second period consists of random failures
and the third period is where the useful component life has been exceeded
and is characterized by increasing failure rates: Reliability analysis is
concerned with the second or constant failure rate period. The first period
is controlled through proper burn in and derating techniques. The third
period can be controlled through adequate preventive maintance and marginal
parts replacement. The reliability of a component having constant failure
rate , Vs > has a negative exponential distribution given by
R(t)=e->t (1)
Failure rate is expresses in units of failures per hour and time in hours.
The probability of a component successfully completing i.e., not failing
during a mission of T hours is
The probability of failure is then one minus the probability of success
and expressed by:
Q(t) = 1 - R(t) = 1 -e ' Xt (3)
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Figure 7.9 gives the failure rates for common electronic components.
Failure rates are dependent upon the operating environment of the
component. Three failure rates are given for each component for the
typical environments of a ground based environment, an aircraft
avionics environment and a space system environment. The space environ-
ment failure rates are applicable to periods of missile launch only,
during periods of unthrusting, i.e., zero g environments, the ground based
figures apply. The failure rates applicable to any electronic system
are dependent upon various controls applied during the manufacturing
process. The failure rates are representative but are not necessarily the
failure rates which would be obtained in the manufacture of a mass memory.
For a particular application failure rates are derated according to ex-
pected electrical and mechanical stresses. Derating factors and relia-
bility controls must be taken into account to obtain the actual failure
rates applicable to the mass memory. The failure rates are used in
developing relative failure probabilities between the defined mass memory
options.
1081
Part Ground Avionics Space
ISC
Transistor
Resistor
Capacitor
Transformer
Mode
Core/Spot
Correction
1.06
1.03
.018
.157
1.57
.051
.00022
.0071
2.65
2.58
.036
.3U
9.42
.076
.OOU3
.071
9.01
8.76
.090
.785
109.9
.133
.0176
1.56
Figure 7.9 Failure rates* of common electronic components
for ground, airborne, and space environments
expressed in units of failure per 10^  hours
In order to develop the reliability values for a complete system the
concepts of series and parallel arrangements must be developed. A
series arrangement of n components is characterized by a system failure
occurring if any single component failure occurs. In a parallel arrange-
ment of n components all n components must fail before a system failure
occurs. The reliability of a series arrangement of n components is given
by the formula
n
 Xt
R(t) = -TT e~ i = e"
n
i = 1
U)
*Failure rate values and environmental correlation factors taken from Univac
Design Practices Manual.
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From equation 4 it can be seen that for a series arrangement the system
failure rate is the sum Of the component failure rates.
For a parallel arrangement the reliability is given by the formula:
R(t) = 1 - ^ (1-e ~Xit) (5)
A measure of the mean time between failures (MTBF) is commonly used as
a figure of merit for systems. The MTBF is found from the formula:
' R(t) dt (6)
To obtain relative reliability comparisons between the trade options the
probability of successfully completing a space mission will be determined
for each option. The mission selected for comparison purposes will be
a 201 hour space mission (approximately 8 days) in which1 200 hours is spent
in a zero-g environment and 1 hour is spent in combined launch and in orbit
thrusting. The probability of successfully completing a specific mission
is chosen as a percentage basis rather than mean time between failure.
Probability of mission success is more easily obtained, and the results
obtained will be the same as those obtained using mean tine between
failure. Each memory function will be evaluated spearately and then
each memory module evaluated as a whole. For a series reliability
arrangement where equation 4 is applicable the probability of mission
success for the above defined mission can be written as: '.
R =e
where X
 fi, is the ground based failure rates and X gi la the thrusting
failure rates. An intermediate value is defined as:.
p =2!(200\Gi
giving:.
R = e
(8)
(9)
Values of p and R will be given for .the memory functional elements.
1. Power Supply - For the purposes of reliability calculations the power
supply is a series memory module element; i.e., a power supply
failure results in a memory module failure. The power supply reliability
values are;.
p = 8840 * 10~8
R = .99991160
2. Interface Electronics - The interface electronics is a reliability series
element having option dependent parameter values of:*
Option
1
2
3
P
10608.10"8
10387.10'8
10166. 10~8
R
.999894
.999896
.999898
3. Timing and Control Electronics - The tiaing and control electronics
is a reliability series element having suboption dependent parameter
values of
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Suboption
A
B
C
D
P
2652. 10~8
3536. 10'8
-84641.10 °
4641. io~8
R
.9999735
.9999645
.9999536
.9999536
Data Register - The data register is a reliability series element having
parameter values of:
p = 3536.1(f8
R = .9996^ 5
5. Address Registers - The address register is a reliability series
element haying option dependent parameter values of:
Option
1
2
3
P
2431. io~8
-82210.10
1989. 10~8
R
.9999757
.9999779
.9999801
6. Digit Selection. Read. Write and Storage Functions - Because of the
presence of error correction and detection codes as a suboption the total
digit side of the memory must be considered as a single function with
suboptions A, B, C and D considered independently. In each case the
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memory is assumed to have failed if an error in either reading
or writing a single bit or multiple bits will result in erronous
memory outputs. Considering each memory suboption independently;
SUBOPTION A - The digit side of the memory for suboption A consists
of the sense amplifiers,the digit drivers, the digit address decode
logic, the digit logic level converters, the digit line switches,
the array digit lines and the thin film magnetic storage medium.
Since suboption A does not contain error correction detection a single
failure in any element will result in a memory module failure.
Thus these functions appear as series reliability elements and
their reliabilities can be determined independently. The reliability
values of each of these functions are:
Sense amplifiers - Suboption A contains 32 sense amplifiers which yie^ d:
p = 102048.10~8
R = .99898
Digit Drivers - Suboption A contains 32 digit drivers which yield:
,-8p = 43904.10
R = .999561
Digit Address Decode Logic - The digit address decode logic is primary
option dependent yielding parameter values of:
Option
1
2
3
P
884. 10~8
-8442.10
442.10-8
R
.99999116
.99999558
.99999558
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Digit Logic Level Converters - The digit logic level converters are
primary option dependent yielding parameter values of:
Option
1
2
3
P
53200. 10~8
22800. 10~8
15200.10~8
R
.999468
.999772
.999848
Digit Line Switches - The number of digit line switches is primary
option dependent yielding parameter values of:
Option
1
2
3
P
1 2686285. 10~8
1 879450. 10~8
939725. 10~8
R
.881
.98U
.99060
Array Digit Lines - For the purposes of reliability calculations
it will be assumed that each digit line has two solder connections.
The number of digit lines Is primary option dependent yielding
reliability parameters values of:
Option
1
2
3
P
1 6^ 782. 10~8
27464.1 O"8
-8
13732.10 °
R
.99835
.999725
.999863
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Thin Film Storage Medium - Each bit is atored in a small area of film
at the digit and word line intersections. The failure rate of each
-8film storage area is assumed to be .062.10 . For each primary
option the reliability parameters are:
Option
1
2
3
P
7021 265. 10~8
1 17021 1.1 0~8
585105.10"8
R
.9423
.9884
.99415
Total Suboption A Digit Functions - Because the suboption A digit functions
exhibit series reliability characteristics an overall p value can be
computed as the sum of all the individual contributor p values. R
is then computed in the normal manner as given by equation 9. The
accumulated values for suboption A digit functions is then:
Option
1
2
3
P
20072368. 10~8
324631 9. 10~8
17001 56. 10~8
R
.818
.9680
.9831
SUBOPTION B - The digit function reliability computations for sub-
option B are performed in the same manner as used for suboption A.
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Additional functions of parity generation and detection must be
added and other functions increased in size such as the addition
of one sense amplifier and additional digit lines. The reliability
parameter values are:
Parity Testing
p = 884.10~8
R = .99999116
Parity Generation
p = 663.10~8
R = .99999337
Sense Amplifiers
p = 105237.1(T8
R = .99894
Digit Drivers
p = 45276.10~8
R = .999547
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Digit Address Decode Logic
Option
1
2
3
P
884. 10~8
442. 10~8
442. 10~8
i
R
.99999116
.99999558
.99999558
Digit Logic Level Converters
Option
1
2
3
P
53200. 10~8
22800. 10~8
15200.10~8
R
.999468
.999772
.999848
Digit Line Switches
Option
1
2
3
P
1 382731. 10~8
19381 82. 10"8
969091. 10~8
R
.877
.9808
.99091
Array Digit Lines
Option
1
2
3
P
1 69932. 10~8
28322. 10~8
-ft14161.10 °
R
.99830 .
.999717
.999858
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Thin Film Storage Medium
Option
1
..- 2
3
P
7240679. 10~8
1 206780. 10~8
603390. 10~8
R
.9302
.988
.99397
Total Subeption B Digit Functions
Option
1
2
3
P
20699486. 10~8
3348586. 10~8
1 754344. 10~8
R
.813
.9671
.9827
SUBQPTION C AND D - For the purposes of reliability computations,
suboptions C and D are identical. The spare word lines added in
suboption D are not used when the memory is operationally employed.
The spare word lines are used during manufacturing and maintenance.
Suboptions C and D both contain error correction/detection codes.
The use of error correction/detection codes allows certain types of
failures to occur without erroneous memory outputs. In order to eval-
uate the types of failures which do not produce memory errors each
memory digit function must be considered. The memory digit functions
are:
ECD test
Parity test
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Sense Amplifiers
ECD generation
Parity generation
Digit drivers
Digit Address Decode Logic
Digit Logic Level Converters
Digit Line Switches
Digit Lines
Film storage media
First the Digit Address Decode Logic and Digit Logic Level Converters
will be considered. A failure in either of these functions will result
in the specification of the wrong memory address, thus these two
functions exhibit series reliablity characteristics and produce values
of:,'
Option
1
2
3
P
54084. 10~8
23242. io~8
15642.1CT8
R
.999451
.999768
.999844
For the purpose of reliability analysis the remaining digit functions
can be classified into four groups':
PX 6676
ECD logic
Sense and drive electronics
Digit line switches
Digit lines and storage
The ECD logic contains ECD testing, parity testing, ECD generation
and Parity generation logic which is mechanized using a total of
4.6 IC's. The sense and drive electronics consists of the sense
amplifiers and Digit drivers. Each bit position in the memory
word requires a sense amplifier and a digit driver. The failure of
either the sense amplifier or digit driver will result in the loss
of the associated bit position in the word. The combined electronics -
requirements for a single sense amplifier and digit driver is
transistors H
resistors 4-1
capacitor 25
diode 1
solder connection 196
—8The accumulated p value for this circuitry is 5^61»10~ .
Since, the failure of a digit line or of any film bit storage area under
the digit line both result in the inability for complete retrieval
of the data stored along the digit line, these two items can be combined
—8having an accumulated p value of 260.10~ .
Each memory word consists of 39 bits including data, parity and BCD
storage. Associated with each bit position is one sense amplifier,
one digit driver, 1/39th of the digit line switches and 1/39th
of the digit lines and storage. The number of each of these elements
associated with each bit position for the primary options are:
OPTION
sense and drive electronics
digit line switches
digit lines and storage
1
1
108
864
2
1
16
1U
3
1
8
72
The heart of generating a reliability model for the digit direction
of the memory lies in the internal operation of the digit line
switches. There are 9 digit lines attached to each first level digit
line switch \ e'ight data lines and a dummy line. Failures within
the digit line switch can cause either the loss of a single data
line or the loss of all 8 data lines. The accumulated p value for
the portion of the digit line switch which when failed, will cause
a
the loss of its associated digit line only, is p = 262.10 and for
that portion of the digit line switch which would cause the loss of all
o
8 data lines is 1579-10~ . In order to discuss the failure modes
with ECD, the term "level" will be used to distinguish between non-inter-
acting failures. Each digit line associated with a bit position in
the memory word is defined to be at a different level. Thus with 39
bits in each word there are 39 digit lines at each level. A memory
failure due to digit line failures occurs only if more
than one digit line fails on the same level.
Several terms must be defined in order to simplify the reliability
expressions to be developed. These are defined below.
The ECD logic is mechanized with 46 IC's in a manner that correct
memory outputs will be formed even in the event of a single 1C
failure. Defining Kg™ as the mission reliability of a single 1C and
QED_ the failure probability of a single 1C yields:'
_
 e-221.1(f8
=
 ~^*EK
The reliability of a single combined sense amplifier and digit driver
is:
P _ -4561.10~8Rs - e
yielding:
Qs = 1 - Rs
The mission reliability of the portion of the digit switches common
to all 8 sense line inputs is defined as:
n _ -1579-10"8ttdsc ~ e
and:,
ydsc ~ ~ dsc
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The mission reliability of the portion of the digit switch associated
with a single digit line is:
0 -262-10~8
Rdss = e
and:
Qdss ~ 1 ' Rdss
The mission reliability of a single digit line and its storage media
is:'
P -262'10~8Rdl = e
and:
-
 Rdl
The reliability of the digit selection logic is dependent upon the
primary option. Reliability formulas will be developed for each
option independently. Since option 3 contains the least amount of
hardware,its reliability formulas will be developed first.
Option 3 - First the BCD logic will be considered. Correct memory
outputs can occur when the ECD has experienced no failures or a single
failure. The probability of no ECD logic failures is:
46
REDC
and the probability of a single failure is:
45
EDO QEDC
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First under the condition of a single failure, all the read of the
digit selection logic must perform in order for correct memory
operation to occur. Thus the probability of the digit selection
logic operating (excluding the digit addressing and level converters)
with an EDO logic failure is:
45 39 312 2496 3808
R1 = K^EDC QEDC RS Rdsc Rdss Rdl
If no EDO logic failures occur, then failures in other components
may be present without erroneous data output from the memory.
Taking the sense amplifiers and digit drivers as the next elements in
the digit selection logic string, proper memory operation can occur
if all sense and driver electronics are functioning or if a single
sense and driver electronics failure has occurred. The probability
of each of these events under the conditions of the BCD logic operating
is!
 46 38
for all sense and drive electronics operating and;
46 38
39REDC RS QS
for a single sense and drive electronic failure.
If a single sense and drive electronics failure has occurred then
all remaining digit selection logic must operate except for the digit
line switches and digit lines which act as inputs to the failed
sense and drive electronics. The probability of this
failure is:
46 38 304 2432 2736
R2=39REDC RS QS Rdsc RdssRdl
With the EDO logic and all sense and drive electronics operating the
common portion of the digit line switches will be considered.
A dummy digit line is supplied to each digit line switch which must
also operate in order to have the common digit line switch electronics
working. There are B digit line switches associated with each section
of sense and drive electronics. Thus there are 8 levels of common
digit switch electronics. The probability of either no failure or
a single failure on each level occurring including the associated
dummy digit line is:
39 39 38 38
Rc = Rdsc Rdl + 39 Rdsc Rdl < 1 - Rdsc V
The equation for R given above is separated into two terms:
c *
R = R39 R39
a dsc dl
which is the probability of no common digit switch electronic failure
or dummy digit line failure on a single level and:J
38 38
R, = 39 RJ R,, ( 1 - R. R-.)D dsc dl dsc dl
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which is the probability of a single common digit switch and/or
dummy line failure on a single level.
Each digit switch has 8 digit line inputs and associated digit
line input circuitry which has a mission reliability of:
= Rdss Rdl
and associated failure probability of:
Thus 8 levels of digit lines exist for each digit switch. If the
common digit switch electronics or dummy digit line has failed then
all digit lines except those supplying the failed switches must
38
operate. Thus the R, term must be amended by multiplying by IL. .
If all command digit switch electronics and dummy lines at a single
level are operating then individual digit lines can fail as long as
no more than a single failure occurs at any digit line level. Thus
the R term must be ammended by multiplying by
fl
(Rx39 +38RX 3 8QX ) 8
In light of the above discussion the total mission reliability of
the digit selection logic (excluding the address decoding and logic
level conversion) for option 3 is:
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46 39
 r 39 38
= R1+Ra+REDC RS [Ra(RX + 39RX
304 -.
Option 2 - The reliability formula for option 2 can be generated by
slight modifications of the development of the above reliability
formula. Without discussion:
45
R1 =
R2 = 39
R = R1 + R2
46 38
39 642 4992 5616
RS Rdsc Rdss Rdl
608 4864 5472
RS QS R dsc Rdss Rdl
46 39
R,,
39 38
+ 39RX
304 i 16
]
Option 1 - For option 1 the same type of modifications required in
generating the option 2 formulas must be Incorporated plus terms to
account for the second level of digit switching. The option 1
formulas are:
R1 =
R2 =39
defining:
R «~ T5— XX
45
D
46
39 4212 33696 33696
RS Rdsc Rdss Rdl
38
S SR Q R
4101 32832 32832
dsc dss dl
., t v^ ^dsc dss dl
Q = 1 - R
^
= Rdl Rdss
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then:
46 39
 r 39 r 39 39 38 8 38 304
R =
 R + R 4- R R R R ( + 39R ) -I-
38 304 2^ 32- 12
+39Rdsc Qdac Ra
Evaluating the mission reliability for the three options yields
values of- ;
Option 1
R = .999058
Option 2
R = >999880
Option 3
R= .9999446
which results in equivalent p values of:
Option 1
p = 94227'10~8
Option 2
p= 11951'10~8
Option 3
= 554> 10~8
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TOTAL SUBOPTION C AND D Digit Functions - The digit address decode
logic and digit logic level converter reliabilities must be Joined
to the above figures in a series reliability functions to obtain
the complete digit functions for suboptions C and D. This results
in values for the three options of:
Option
1
2
3
P
148311 -10~8
35193"IO~8
21185-10"8
R
i
.99857
.999648
.999788
7. Word Line Switches - Each word line switch is connected to 16 word
lines. A failure in a word line switch will cause the loss of either
part or all of the 16 word lines which constitutes a memory failure.
Thus the word line switches act as a series reliability element.
Because of their close approximation with the word lines, the word lines
will be assumed part of the word line switches. The reliability and
p factor of each word line switch with its associate word lines is:
R = .9999501
p= 10~8
The reliability values for all word line switches for each option isi
Option
1
2
3
P
1 5332352 '1(f8
2555392' 10~8
1 277696 -10~8
R
.859
.97^ 7
.9873
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8. Word Address Decode - The word address decode logic acts as a series
reliability function having mission reliability values for each
option and suboption of:
Option
1x
2x
3x
iy
2y
3y
p
a
6630 -10"8
-81547-10
a
442-10 °
-8442«10
442. 10~8
442. 10"8
R
.9999337
.9999845
.99999558
.99999558
.99999558
.99999558
9. Word Logic Level Converters - The reliabilty values for each word
logic level converter is
p = 1081 «10~8
R = .9999892
The word logic level converters perform as a series reliability
function having reliability mission values for each option of:
Option
1x
2x
3x
iy
2y
3y
p
g
-8207552-10 °
1 38368. 10~8
1 38368 -10"8
1 38368 -10"8
1 38368 -10"8
R
.99516
.99792
.99862
.99862
.99862
.99862
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10. Word Oscillator - Each word oscillator consists of s single oscillator
circuit and one or more current drivers. The reliability values of
the oscillator circuit is:
p = 1718*10~8
R = .9999828
and each current driver is:!.
,-8p = 1374'10'
R = .9999863
The series mission reliability values for each option is then:
Option
1x
2x
3x
1 V
2v
3y
P
3092 -10"8
_ft3092.10 °
3092 -10"8
0
18206-10"°
4466-10"8
o
3092.10"°
R
.9999691
.9999691
.9999691
.999818
.9999553
.9999691
The total mission reliability is then determined by combining the
appropriate series functions for each option and suboption resulting in
the module values given in figure 7.10.
Option
Ubc
14y
1Br
1B7
1Cx
107
inx
1I>y
2Ax
2Ay
2Bx
2By
2Cx
2Cy
2Dx
2Dy
3Ax
3Ay
3Bx
3By
3Cx
3Cy
3Dac
3D7
.3592
.3559
.3655
.3622
.1600
.1567
.1600
.1567
,060^1
.05972
.061U
.60075
.02832
.02763
.02832
.02763
.03U7
.03U7
.03202
.03202
.OU70
.OU70
.OU70
.OU70
^698
.700
.694
.696
o852
.855
.852
.855
.94U
.9421'
.9404
.9410
.9721
.9728
.9721
.9728
.9689
.9689
.9684
.9684
.9854
.9854
.9854
.9854
Figure 7.10 Comparison of Module Reliabilities
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The reliability and p values for a 10 bit system are' given in Figure 7.11
Option
Mac.
lAy
1BX
1By
1Cx
1Cy
1Dx
1Dy
2Ax
2Ay
2Bx
2By
2Cx
2Cy
2Dx
2Dy
3Ax
3Ay
3Bx
3By
3Cx
3Cy
3Dx
3Py
.359
.816
.809
.811
.160
.157
.166
.157
.362
.358
.369
.365
.170
.166
.170
.166
.378
.378
.384
.384
.176
.176
.176
.176
.698
.700
.694
.696
.852
,855
.852
.855
.696
.699
.691
.694
.844
.847
.844,
.847
.685
.685
.681
.681
.839
.839
.839
.839
g
Figure 7.11 Comparison of 10 bit System Reliabilities
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7.4. Weight and Volume
In order to achieve accurate weight and volume estimates a layout
of each circuit board and a mechanical design must be performed
on each option. Producing designs of this detail is beyond the scope
of this trade study. By basing estimates upon factors found in
equipment presently being produced, weight and volume values can
be obtained which will closely approximate the values achieved
through detailed designs. The major assumptions made in estimating
weight and volume are outlined below.
Printed Circuit Card Size - There are limitations on the size of a
printed circuit card. If a printed circuit card is larger than 20
cm on a side flexure during vibration can result in adjacent cards
touching with the possible result of electrical shorts. A connector
must be mounted on one edge of the printed circuit card to provide
means for connecting the card to an interconnect circuit board or to
cabling. This connector extends the length of the printed circuit board
by 2.5 cm in one direction. Thus the total printed circuit board area
is 4-50 sq. cm of which 4-00 sq. cm is available for circuitry. The
mounting distance between printed circuit cards is .6 cm resulting in
the volume occupied by a single printed circuit board being 270 cu. cm.
The 20 cm dimension is not critical and minor variations around this
value will be used as dictated by the designs.
I
134
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Component Areas - Each electrical component occupies an area of the
printed circuit board. An estimate of the areas required for the
different types of components is
transistor 1.5 sq. cm
resistor 1.4. sq. cm
diode 1.4 sq. cm
capacitor 1.4. sq. cm
integrated circuit 3 sq. cm
hybrid circuit 11.3 sq. cm
Weight - The density of packaged electronic systems never varies
significantly from 1 gram per cubic cm. This value will be used in
computing weight from estimated volume.
Packaging - The assembled electronics must be placed in a case. The
case will occupy approximately 1«2 cm. an all sides of the assembled
electronics.
Power Supplies - Comparing several power supply designs for avionics
systems shows an average power supply volume can be approximated by
applying a factor of 15 cu. cm per watt.
Using the above assumptions the volume and weight of each design option
will be estimated. In making these estimates the various major sections
.•of the memory will be considered separately. These major sections
are:
thin film arrays with word and digit switches
general electronics
power supply
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Figure 7.12 shows the physical layout which will be used in estimating
module volume.
Thin Film .fftarefr; with Word and Digit Switches - The thin film stack
area is dependent upon the suboption used. The dimensions for each
suboption are:
i
Suboption length width
A 69.6 cm 78.2 cm
B 69.6 cm 4.0.8 cm
C 69.6 cm 95.5 cm
D 78.3 cm 95.5 cm
In constructing the memory these stacks are quartered and folded with
a .6 cm separation.
After folding a width of .7 cm must be left around each side of the
perimeter to allow for the word and digit line overlays to be looped
from one folded level to the next without a crease. The folded
dimensions for each suboption are thus:
Suboption length width height
A
B
C
D
36.2 cm
36.2 cm
36.2 cm
40.6 cm
40.6 cm
41.8 cm
49.2 cm
49.2 cm
2.4 cm
2.4 cm
2.4 cm
2.4 cm
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Electronics
Film Stack
'
Figure 7.12 Physical Module Layout
EX 6676
The number of hybrid word switches required in each stack is 256.
These 256 word switches require a total circuit board area of 2893 sq. cm.
The word switches will be mounted on two printed circuit boards each
having dimensions of 34.8 cm by 41.6 cm. Allowing for a bend radius
on the word line overlay increases the dimension to 36.2 cm by 41.6 cm.
The number of hybrid digit switches is dependent upon the suboption and
in the case of primary option 1, additional second level hybrid digit
switches must be added. The number of hybrid digit switches and the
required circuit board area is:'
Option number of switches required area
1A 288 3255 sq. cm
1B 297 3356 sq. cm
1C and 1D 251 3966 sq. cm
2A and 3A 256 2893 sq. cm
2B and 3B 264. 2983 sq. cm
2C,2D,3C, and 3D 312 3526 sq. cm
The maadmum usable board area for digit switch circuit boards excluding
a connector width along the board word direction for each suboption is:
Suboption maximum board area
A 1321 sq. cm
B 1361 sq. cm
0 1610 sq. cm
D 1819 sq. cm
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The number of boards required for each option and suboption is 2.5
except for options 2D and 3D where 2 boards are sufficient. Using
a half board is allowable since the empty half board space can be used
by the next array in the memory stack or by electronics circuit boards.
The spacing between word and digit switch printer circuit boards is
.6 cm. The total stack dimensions for each option and suboption is
given below. These dimensions include the multiple arrays required in
options 1 and 2. Those options marked with an asterisk (*) have a half
board vacancy within the given dimensions.
Option Length width. height
1A
1B
1C
1D
2A
2B
20
2D
3A*
3B*
3C*
3D
36.2 cm
36.2 cm
36.2 cm
4.0.6 cm
36.2 cm
36.2 cm
36.2 cm
4.0.6 cm
36.2 cm
36.2 cm
36.2 cm
4.0.6 cm
4.1.6 cm
4.1.8 cm
4-9.2 cm
4.9.2 cm
41.6 cm
4.1.8 cm
49.2 cm
4-9.2 cm
4-1 .6 cm
4-1 . 8 cm
4.9.2 cm
49.2 cm
61.2 cm
61.2 cm
61.2 cm
61.2 cm
10.2 cm
10.2 cm
10.2 om
9.6 cm
5.4 cm
5.4 cm
5»4 cm
4.8 cm
General Electronics - The array area is quartered
to allow four printed circuit boards to occupy each plane of the memory.
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On one edge of each printed circuit board a connector of 2.5 cm
vidth must be allowed and a separation between adjacent board edgee
of .6 cm is allowed. Using these values the available circuit board
area for each suboption is as given below
Suboption usable area
A 34-1 sq. cm
B 34-3 sq. cm
C 409 sq. cm
D 460 sq. cm
•
Using the component area requirements given above in conjunction
with the parts count ..yields a total circuit board number
requirement as given below:
Option Number of required circuit boards
1AX 44
lAy 25
1Bx 45
iBy 25
1Cx 39
iCy 23
1Dx 35
1Dy 21
2Ax 26
2Ay 22
2Bx 26
2By 22
2Cx 24
2Cy 21
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.Option (cont. )
2Dx
2Dy
3Ax
3Ay
3Bx
3By
3Cx
3Cy
3Dy
Number of required circuit boards
22
19
22
22
22
22
20
20
18
18
The distance between boards is .6 cm. The arrangement of the boards
is dependent upon the power supply size.
Power Supply - Using the figure of 15 cu. cm per watt for power supply
volume gives the following total power supply volume requirements
in cubic centiTneters.
1
2
3
A
U55
1590
1215
B
4575
1635
1260
C and D
5205
1875
U55
Suboption x
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1
2
3
A
3960
1455
1215
' B
4.080
1500
1560
C and D
4710
17^9
1455
Suboption 7
The pover supply base area for each subbption is:
Suboption
A
B
C
D
Base area
740 sq. cm
744 sq. cm
875 sq. cm
984 sq. cm
Using this data the power supply volumes can be converted to the
number of circuit board separations along its height. These values
for each option are:
1
2
3
A
10
4
3
B
11
4
3
C
10
4
3
D
9
4
3
Suboption x
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1
2
3
A
9
4
3
B
9
A
3
C
9
4
3
D
8
3
3
Suboption y
Using these values plus the number of circuit boards required for
the electronics and a value of .6 cm separation distance between
circuit boards results in the following values for the height of the
power supply plus general electronics. For those options (i.e., 3A,
3B and 30) which has remaining usable space in the array volume, this
space has been filled before determining the electronics height.
1
2
3
A
9.6 cm
5.4 cm
4.2 cm
B
10.2 cm
5.4 cm
4.2 cm
D
9.0 cm
4.8 cm
3.6 cm
D
8.4 cm
4.8 cm
3.6 cm
Suboption x
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1
2
3
A
6.6 cm
4. 8 cm
4. 2 cm
B
6.6 cm
A* 8 cm
4. 2 cm
C
6.6 cm
4.8 cm
3.6 cm
' D
6.0 cm
4.2 cm
3.6 cm
Unpackaged Memory
Suboptlon y
The dimensions of the unpackaged memory for each suboption is then
Option Length Width Height
1AX
lAy
1Bx
iBy
1Cx
1Cy
1D3C
1Dy
2Ax
2Ay
2Bx
2By
2Cx
2Cy
2Dx
2Dy
3Ax
3Ay
36.2 cm
36.2 cm
36.2 cm
36.2 cm
36.2 cm
36.2 cm
40,6 cm
40.6 cm
36.2 cm
36?2 cm
36.2 cm
36.2 cm
36.2 cm
36.2 cm
40,6 cm
40.6 cm
36.2 cm
36.2 cm
41*6 cm
41>6 cm
41.8 cm
4L8 cm
49.2 cm
49.2 cm
49.2 cm
49.2 cm
4L6 cm
41.6 cm
41.8 cm
41.8 cm
49.2 cm
49.2 cm
49.2 cm
49.2 cm
4L6 cm
41 .6 cm
70.8 cm
67.8 cm
71.4 cm
67.8 cm
70.2 cnr
67.8 cut
69.4 cm
67.2 cm
15.6 cm
15.0 cm
15.6 cm
15.0 cm
15.0 cm
15.0 cm
14.4 cm
13.8 cm
9.6 cm
9.6 cm
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Option Length Width Height (Cont.)
3Bx
3By
3Cx
3Cy
3Dx
3Dy
36.2 cm
36.2 cm
36.2 cm
36.2 cm
40.6 cm
0^.6 cm
41.8 cm
41.8 cm
49.2 cm
49.2 cm
49.2 cm
49.2 cm
9.6 cm
9.6 cm
9.0 cm
9.0 cm
8.4 cm
8.4 cm
Packaging
The packaging adds 1.2 cm on each side, top and bottom of the unpackaged
memory. The dimensions and volume of the packaged module is then:
Option
1A3C
lAy
1Br
1By
1Gx
1Cy
1Dx
1Dy
2Ax
2Ay
2Bx
2By
2Cx
2Cy
2Bx
Length
38.6 cm
38.6 cm
38.6 cm
38.6 cm
38.6 cm
38.6 cm
43.0 cm
43.0 cm
38.6 cm
38.6 cm
38.6 cm
38.6 cm
38.6 cm
38.6 cm
43.0 cm
Width
44.0 cm
44.0 cm
44.2 cm
44.2 cm
53.6 cm
53.6 cm
53.6 cm
53.6 cm
44.0 cm
44.0 cm
44,2 cm
44.2 cm
53.6 cm
53.6 cm
53.6 cm
Height
73.2 cm
70.2 cm
73.8 cm
70.2 cm
72.6 cm
70.2 cm
71.8 cm
69.6 cm
18.0 cm
17.4 cm
18.0 cm
17.4 cm
17.4 cm
17.4 cm
16.8 cm
Volume
124,323 cc (4.39 cu ft)
119,228 cc (4.21 cu ft)
125,912 cc (4.45 cu ft)
119,770 cc (4.23 cu ft)
150,206 cc (5.30 cu ft)
145,241 cc (5iU cu ft)
165,485 cc (5.84 cu ft)
160,4U cc (5.66 cu ft)
30,571 cc (1.08 cu ft)
29,552 cc (1.04 cu ft)
30,710 cc (1.08 cu ft)
29,686 cc (1.05 cu ft)
36,000 cc (1.27 cu ft)
36,000 cc (1.27 cuft)
38,821 cc (1.62 cu ft)
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Option Length Width Height Volume (Cont.)
2py
3Ax
3Ay
3Bx
3By
3Cx
3Cy
3Dx
3P7
43.0 cm
38.6 cm
38.6 cm
38.6 cm
38.6 cm
38.6 cm
38.6 cm
43.0 cm
4.3.0 cm
53.6 cm
44.0 cm
44.0 cm
44.2 cm
44.2 cm
53.6 cm
53.6 cm
53.6 cm
53.6 cm
16.2 cm
12.0 cm
12.0 cm
12.0 cm
12.0 cm
11.4 cm
11 .4 cm
10.8 cm
10.8 cm
37.338 cc
20,381 co
20,381 cc
20,473 cc
20,473 cc
23,586 cc
23,586 cc
24,892 cc
24,896 cc
(1.32 cu ft)
( .72 cu ft)
( .72 cu ft)
( .72 cu ft)
( .72 cu ft)
( .83 cu ft)
( .83 cu ft)
( .88 cu ft)
( .88 cu ft)
Weight
Using a density of 1 gm per cc yields estimated module weights of
A
B
C
D
1
124.3 kg (273 Ibs)
125.9 kg (277 Ibs)
150.2 kg (330 Ibs)
165.5 kg (364 Ibs)
2
30.6 kg (67 Ibs)
30.7 kg (68 Ibs)
36.0 kg (79 Ibs)
38.8 kg (85 Ibs)
3
20.4 kg (45 Ibs)
20.5 kg (45 Ibs)
23.6 kg (52 Ibs)
24.9 kg (55 Ibs)
Suboptlon x
A
B
G
D
1
119.2 kg (262 Ibs)
119.8 kg (264 Ibs)
145.2 kg (319 Ibs)
160.4 kg (353 Ibs)
2
29.6 kg (65 Ibs)
29.7 kg (65 Ibs)
36.0 kg (79 Ibs)
37.3 kg (82 Ibs)
3
20.4 kg (45 Ibs)
20.5 kg (45 Ibs)
23.6 kg (52 Ibs)
24.9 kg (55 Ibs)
Suboption y
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System Weight and Volume
g
Figure 7.13shows the weight of the 10 bit memory system options and figure
7.14 their volume.
A
B
C
D
(
124.3kg (273 Ibs)
125.9kg (277 Ibs)
150.2kg (330 Ibs)
165.5kg (364 Ibs)
2
183.4kg (403 Ibs)
184.3kg (405 Ibs)
216.0kg (475 Ibs)
232.9kg (512 Ibs)
3
244.6kg (538 Ifcs)
245.7kg (541 Ibs)
283.0kg (623 Ibs)
298.7kg (657 Ibs)
Suboption x
A
B
C
D
1
119.2kg (262 Ibs)
119.8kg (264 Ibs)
145.2kg (319 Ibs)
160.4kg (353 Ibs)
2
177.3kg (390 Ibs)
179.1kg (394 Ibs)
216.0kg (475 Ibs)
224.0kg (493 Ibs)
3
244.6kg (538 Ibs)
245.7kg (541 Ibs)
283,0kg (623 Ibs)
298.7kg (657 Ibs)
Suboption y
Figure 7.13 System Weight Comparisons
•I
A
B
C
D
1
124,232cc(4.38 cu ft)
125,912cc(4.45 cu ft)
150,206cc(5.30 cu ft)
I65,485cc(5.84 cu ft)
2
183,426cc(6.84 cu ft)
184,260cc(6.51 cu ft)
2l6,000cc(7.63 cu ft)
232,926cc(8.23 cu ft)
3 .
244,572cc(8.64 cu ft)
245,676cc(8.68 cu ft)
283,032cc(lO.OO cu ft)
298,704cc(10.55 cu ft)
Suboption x
1
A
B
C
D
119,228cc(4.21 cu ft)
119,770cc(4.23 cu ft)
145,241cc(5.13 cu ft)
I60,414cc(5.67 cu ft)
177,312cc(6.26 cu ft)
179,H6cc(6.33 cu ft)
2l6,000cc(7.63 cu ft)
224,028cc(7.91 cu ft)
244,572cc(8.64 cu ft)
245,676cc(8.68 cu ft)
283,032cc(10.00 cu ft)
298,704cc(10.55 cu ft)
Suboption y
Figure 7.14 System Volume Comparisons
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7.5 Maintenance
Maintenance can be divided into three phases, which are
1. Fault recognition and isolation
2. Line Replacable Unit (LRU) replacement
3. LRU repair
The relative merits of the various design options will be discussed with
relationship to these three maintenance phases. In each case an
LRU is defined as a single memory module.
Those options which contain parity or BCD have built-in capabilities
of detecting and Isolating certain types of faults. In order to
determine the existence of multiple failures special tests must be
performed in which a series of test patterns are written into and
read from each memory location. The only notable difference between
options in the performance of these pattern tests affects the time
required to perform the tests. Those options employing multiple modules
g
to fulfill the 10 bit requirement can have each module tested simul-
taneously thus dividing the total testing time by the number of modules.
Assuming that the pattern test requires the reading and writing of
20 patterns in each memory word and that it takes 7.5 micro seconds for
the combined write/read memory cycle then the time required to perform
the pattern test for each option assuming simultaneous operation in
modular designs is:
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Option Test time
1 7.5 minutes
2 1.25 minutes
3 .625 minutes
Two primary factors contribute to a measurement of LRU replacement.
These are the magnitude of the physical task of performing the replace-
ment and the cost of maintaining a sufficient number of spares.
Independent of the option, the replacement of an LRU requires that the
unit must first be physically and electrically disconnected from the
vehicle and then transported from its mounting position in the vehicle
to a repair area. The reverse process must be performed on a function-
ing unit. The ease or difficulty with which this task is performed is
dependent upon the weight of the LRU. If the weight of the LRU is less
than 25 kilograms it can be fairly easily carried by one individual.
Two men can fairly easily carry the unit if greater than 25 kilograms but
less than 50 kilograms. If greater than 50 kilograms the unit must be
lifted and transported by mechanical means. If the access to the LRU,
as mounted in the vehicle, is constricted the limiting weights in the
above ranges must be lowered. The weights of the various options show
that option 1 configurations have modules weighing greater than 50 kilo-
grams, option 2 modules weighing between 25 and 50 kilograms and option 3
modules weighing less than 25 kilograms. Thus option 3 is best and
option 1 worst from the standpoint of replacement effort.
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The cost of maintaining sufficient spares is dependent upon the cost
per spare and the number of units which can be expected to be in the
repair cycle at any one time. The number of units which can be
expected to be in the repair cycle is dependent upon the total number
of units in the field, the mean time between failure (MTBF) for each
unit, and the mean time to repair (MTTR) for each unit. Expressed as
a formula the total cost of spares is
MTTR . N . C
MTBF
where N is the number of modules in the field which must be operating
and C is the cost per module. The MTBF value in the above formula
differs from the MTBF value used in expressing mission reliability.
MTBF for mission reliability is computed allowing certain types of
failures to exist as long as correct data can be read from and written
into the memory. For mission reliability computations incorporating
redundancy, error detection and corrections functions in the memory
enhance the reliability. In computing MTBF for use in determining the
number of spares required^ any detected failure requires repair, not just
those failures which result in memory inoperation. Thus adding additional
redundant electronics to enhance mission reliability reduces the MTBF
value used in computing total cost of spares. The N*C factor in the
a
above formula can be replaced by the number of 10 bit memories in the
8 ftfield times the cost per 10 bit memory. Since the number of 10 bit
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memories in the field is independent of the option selected the above
g
formula can be normalized by replacing N«C by the cost per 10 bit
memory.
MTTR is one of the quantitative measurements resulting from an analysis
of the third maintenance • phase, LRU repair. The cost of effecting
repairs is attributable to the labor oost, replacement parts costs
and facilities costs. Facilities cost is independent of the option
thus only the labor costs and replacement parts costs need be con-
sidered in order to compare the various options. The memories are
composed of electronics and the thin film arrays overlayed with word
and digit lines. The cost of repairing the electronics is-In-
dependent of the selected option. Spare word lines are >
corporated in the suboption D designs for the purpose of easing the
array repair task. There is no significant difference in repair
costs or MTTR for the other options. The above discussion shows
that there are numerous disimiliar requirements which must be considered
in comparing the various options with relationship to maintenance.
In an attempt to rate the options only the most significant parameters
will be considered. The most significant parameters are the difficulties
involved in replacing a failed unit on the vehicle due to the weight of
the units and the repair costs. Assigning ratings of 1 through 6 to
the various options with higher values indicating better maintainability
performance yields the following for the various options.
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Options
1
2
3
A
1
2
3
B
1
2
3
C
1
2
3
D
4
5
6
The suboptions of x and y exhibit no significant maintainability
differences.
8.0 RECOMMENDED CEI DESIGN
8.1 Option Selection
The trade study parameters are presented in summary form in figure 8.1.
g
The values presented are for a 10 bit memory system, i.e., the data for
those options having modular construction is the total value for the number
8
of modules indicated as required to obtain 10 data bits. The option
exhibiting the best overall performance must be selected from the 24 options
presented.
First the separate word select and shared word select options will be
compared. Comparisons will be made only between identical modular con-
figurations and identical A, B, C and D suboptions. Thus, the weight of the
basic memory plus parity 16 x ICTbit modular configuration with separate
word select (184kg) will only be compared with the weight of the basic memory
plus parity 16 x 10 bit modular configurations with shared word select (179kg)
etc. Making this comparison shows that the shared word select option is
better than or the same as the separate word select option in each instance.
Thus only the shared word select options will be considered.
The next step in selecting the best option will be to make a determination as
to whether parity, Error Correction/Detection and/or spare word lines are
desired. The major variation in the trade parameters occurs with the addition
of BCD. BCD was added to the. memory in order to enhance the memory relia-
bility. The result is an increase in cost, power, weight and volume. The
percentage increases in these parameters over the basic memory values are:
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Cost
Power
Weight
Volume
1358 to 1556
18* to 20J6
11* to 23%
11* to 23*
These Increases in cost, power, weight, and volume must be compared with
the benefits in increased reliability. The reliability estimates for the
defined space mission are inadequate for most space programs. As the oligatomic
memory technology advances,significant improvements in reliability can be
be expected through the increase in the capacity of a single memory plane and
the mechanization of many of the discrete circuits into integrated circuits.
Using the present technology status increased reliability can be achieved
through redundancy. The following table demonstrates the reliabilities
achieved with multiple redundancy for the various options with and without
BCD.
Number of Basic Memory Memory with BCD
rteaunaami
Units
1
2
3
4
1C)8 bit
modules
.700
.910
.973
.992
I6x106 bit
modules
.699
.909
.973
.992
8x1 06 bit
modules
.685
.901
.969
.990
108bit
modules
.855
.979
.997
.9996
16x10 bit
modules
.847
.977
.996
.9995
8x1 06 bit
modules
.839
.974
.9%
.9993
Reliability can be best related to cost, weight, power and volume by assuming
a desired mission reliability and comparing the cost, weight, power and volume
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required to achieve the desired reliability through the use of redundancy.
FigureS. 2 makes this comparison for an assumed desired reliability of .99.
To achieve .99 mission reliability for the defined 201 hour space mission
requires quadruple redundancy if the basic memory units are used and triple
redundancy if BCD is added. The ECD mechanization exhibits better cost,
power, weight, and volume parameters by the following percentages.
Cost 16 -
Power 28 - 30$
Weight 9-16$
Volume 9-16$
An option containing ECD will be selected. The next question to be answered
is whether or not the option containing spare word lines should be selected.
The addition of spare word lines affects the trade parameters of cost, weight,
volume, and maintainability. The affect upon cost is not necessarily as
indicated in figure 8.1, Spare word lines are added to the memory for the
purposes of increasing manufacturing yield and facilitating maintenance
of failed arrays. Since manufacturing yield is unknown the cost figures
shown :.•:• are based upon achieving no manufacturing cost advantage
from the employment of spare word lines. The cost figures
indicate that the spare word lines increase memory cost by 4- to 5$. If
actual manufacturing yields exhibit a significant percentage of magnetic
substrates with a few local area faults, the coat of memories without spare
word lines can significantly increase. Thus the actual cost figures may
156|
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Cost per redundant
storage bit (cents)
Power (watts)
Weight (Kg)
Volume (10 cc)
Module
Capacity
(bits)
108
16X106
8*1 06
108
f.
16x10°
8x1 06
108
I6x106
8x1 06
10*
I6x106
8x1 06
Basic
Memory
1.18
.85
.88
1056
388
324
477
709
978
477
709
978
Memory
with
EDC
1.0
.72
.75
816
300
252
436
648
849
436
648
849
Figure 8.2 Redundant mechanization parameters to
achieve .99 reliability.
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show that the spare word line option has a vary significant cost advantage
rather than the small cost disadvantage shown. Without spare word lines
maintenance costs and repair time are significantly increased for minor
substrate failures. Addition of spare word lines result in a 4 to 10$
weight and volume penalty. Since the oligatomic mass memory is an infant
i
technology,the inclusion of spare word lines offers insurance against cost
increases due to manufacturing and maintenance unknowns and thus should be
included.
Thus the spare word line option (D) and the shared word select (y) have
been selected, leaving a final selection to be made between the primary
option module size. In an avionics application electronic equip-
ment must be made to occupy volumes dictated by the placement of the vehicle
structures and skin. In most applications it would be difficult to obtain
a 160,000 CC volume with a predetermined form as would be required for the
8 810 bit option packaged in a single module. The two options having 10
bits configured from smaller modules will find wider application in meeting
available space constraints. The modular options are also more versatile
in their application to variations in capacity requirements. Memory capacities
can be achieved in 8 x 10 or 16x10 increments if the modular options are
selected. The 16x10 bit module is selected as a preferable because of the
trade parameters of cost, power, reliability, weight, volume and maintenance
8.2 Technology Improvements
The trade studies have considered state-of-the-art designs. Since
oligatomic memories are a new technology improvements in memory parameters
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can be expected. Improvements in array bit density, operating margins and
electronic circuitry can be expected to offer significant improvements
in the memory specifications. Figure 8.3 shows the estimated memory para-
meters achievable with several variations in memory improvements. All of
6 27the figures are based upon mechanizing a memory having 128x10 (2 ) bits
of data storage. A system of 128x10 bits is chosen because it is representable
g
as a power of 2, while 10 bits is not. The first column represents the
present "state-of-the-art" designs. Three modular configurations
are shown with module sizes of 8x10 bits,32x10 bits,and 128x10 bits.
In each case extended Hamming code is employed, but no spare word lines are
used. The basic array size is 8x10 bits having 2808 digit lines, of which
2048 are data lines, 448 are used for Hamming code storage and 312 are used
as dummy reference lines, by 4096 word lines.
The second column represents the improvement achievable by doubling the
array bit density. Doubling the bit density is achieved by decreasing the
word and digit line spacings by a factor of .707. The number of bits in
the basic array is not changed and thus no changes are made in the memory
electronics. Percentage improvements achieved for each parameter(for the
128x10 bit module only)by doubling the density are:
Volume 2156
Power 05(
Weight 2156
Cost 656
Reliability 0%
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The third column represents an improvement in memory margins in addition
to double density. Margins restrict the physical length of the word and
digit lines. With double density the margins need be increased by a factor
of 1.4.14. (approximately 4-0$ increase) over their present capability to
increase the basic array size to 5616 digit lines by 8192 word lines. In-
creasing the margins thus allows 32x10 data bits to be placed on a single
array and thus reduces the electronics required in the larger module con-
figurations. The 8x10 bit module is unaffected by increased margins. The
percentage improvement over the double density improvements achieved by
increasing margins by 40$ for the 128x10 bit module is:
Volume
Power
Weight
Cost
34$
38$
34$
7$
Reliability improvement from .81 to 90
The next column shows the improvements obtainable through the minor electronic
improvement of doubling the number of digit lines handled by a single hybrid
circuit digit switch. The improved hybrid circuit design has been incor-
porated into the double density and improved margins configuration. The
improvement is primarily a packaging improvement. The improvements in the
128x10 bit module are
M61
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Volume *\Q%
Power
Weight
Cost 1956
Reliability Insignificant
The next column shows the improvements achievable if all of the discrete
component circuits are replaced by special designed integrated circuits.
Cost values are based upon typical integrated circuit costs and not upon
special designs. The improvements achieved in the 128x10 bit module do to
integrated circuit implementation is '
Volume
Power
Weight
Cost
3756
2956
3756
54*
Reliability improvement from .90 to .995
The remaining columns represent the improvements achievable by further
increases in margins. The margins have been increased to allow an array size
containing 11232 digit lines and 16384 word lines.
The above comparisons indicate that the most significant improvements are
achieved by improving margins and major electronic improvements. The major
electronics improvements are achievable through "state of the art" circuit
design funded for this purpose.
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8.3 Extended Trade Parameters
During the trade study several paths of Investigation were not pursued
because of anticipated minor significance in comparison to the variations
selected for study or because of the lack of specific requirements which
could be used in evaluating trade parameters. All configuration variations
which specifically affect memory speed were not investigated. The primary
factor governing speed is the word current frequency. With a 10 MHz word
current frequency the memory speed will be 2.5us to read and 5us to write.
The majority of the time required to read and write the memory is used in
providing the required number of word current cycles to perform the read or
write operation and to allow the digit and word switch switching transients
to decay. One method of achieving significant improvements in speed is to
raise the word current frequency. The present word current frequency of 10MHz
is selected because of frequency limitations of the FET switches used in the
memory circuits. To increase the word current frequency will require a change
in the switching device resulting in increased weight, power, cost and volume.
Since a specific application for the mass memory has not been specified the
requirements for increasing the speed above 2.5us read and 5us write do not
exist and thus to select a more costly and heavier design because of increased
speed capabilities is unwarranted.
Another method of increasing effective memory speed without a change in
switching devices is to increase the word length of the memory word. The
present design requires 2.5us to read and 5us to write a 32 bit data word.
If the number of data bits per memory word is doubled to 64., the effective
time required to read and write 32 bits would be 1.25us and 2.$us respectively.
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A double word mechanization will increase the number of sense amplifiers
from 39 to 72 and increase the complexity of the Hamming code and parity
generation and testing circuitry. In order to obtain the increased speed,
data must be written and read two words at a time.
The reliability estimates for the various configurations are less than is
normally required for space or avionics applications. The reliability
estimates are based upon the assumption that the loss of a single memory
word results in the loss of the total mass memory system. For many
applications the loss of a single word or even a small block of words can be
bypassed by the computer system with little or no loss to the mission
operation. ,The reliability analysis shows that the major source of failures
is in the word lines and word switches. The failure of a single word line
results in the loss of only 64. words of memory which is 1 part in 49152
a
of a 10 bit memory. A word switch has several failure modes resulting in
the loss of different portions of memory varying from the loss of 64 words
if a single FET switch fails open to the loss of 1/12 of the memory if a FET
switch fails closed. For those applications where degraded operation in the
event of failures is acceptable,the oligatomic mass memory has inherent
characteristics making degraded operation achievable.
To conserve power it has been assumed that only the module being used will
be turned on at any one time and when not in use, the power (to all memory
modules)will be turned off. If the conservation of power is of major
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consideration, the removal of power from all elements not under immediate
usage can be extended to the memory internal circuitry. Major elements which
are candidates for this approach are the sense amplifiers used only during
read and the digit drivers used only during write operations. The 16x10
bit memory module has two 8x10 arrays driven in the word direction by a
single oscillator and two current drivers. By adding another oscillator
and driving each current driver from a separate oscillator,only one of the
arrays need be supplied with word current at any one time,thus allowing
power to be removed from one of the oscillators and word current drivers.
Power switching has the disadvantage of requiring extra electronics to perform
the switching and reduces memory speed. Each time power must be switched
onto a needed circuit element approximately 10us is lost in awaiting power
transients to decay.
In order to insure that proper addressing is occurring during the memory
operation, a feature called virtual address encoding can be incorporated
in the memory. Virtual address encoding requires a change in the Hamming
code generation and testing logic. In generating the Hamming code, the
g
data bits and address bits are combined. For a 10 bit memory of 32 bit
words the address is 22 bits in length. The combined address and data word
are thus 54- bits in length. An Extended Hamming code is generated for the
total 54 bits. For 54 bits the Extended Hamming code requires 7 bits (which
is the same length required by 32 bits). The 32 data bits plus 7 Extended
Hamming code bits are then stored. Upon reading the memory the address
register is combined with the read data bits in generating the testing
J165"
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syndrome. If an error is indicated in the address bits it is known
that an addressing error has occurred in the memory. It is not known
if the error occurred during read or write. Note that the stored word
length remains at 39 bits and that the actual address bits are not stored.
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8. CEI Selection
The trade studies have been performed in parallel with the development
of a feasibility unit design. During the feasibility unit development two
significant advancements in stack mechanization have been Identified.
These are an increase in maximum array size from 2808 digit lines by 4608
word lines to 2808 digit lines by 8272 word lines and a repackaging of the
hybrid digit switch. The repackaged hybrid circuit switch contains the,
circuitry required by 16 digit data lines and 2 digit dummy lines. The
repackaged switch is approximately 30% larger than the previous design
while containing twice the circuitry resulting in an overall circuit area
reduction of 7056.
The configuration selected for detailed description in the CEI specification
is a modular design with the following characteristic
STACK . 16,777,216 data bits
2808 digit lines
8272 word lines
.015 cm word line spacing
.031 cm digit line spacing
MODULE 2 stacks
33,554,432 data bits
FEATURES Shared word select
32 bit data word
Extended Hamming Code
Virtual Address encoding
2.5 us read
5 us write
9.0 DEFINITIONS
Several terms have been used in this report which may require special
definitions:
ATR Case - Standardized Air Transport Rack sized per ARINC 40A.
Cycle Time - The time required between references to a memory module, due
to internal timing requirements.
FOFOFS - Fail Operate, Fail Operate, Fail Safe. The ability of a system
to absorb two sequential component failures with no loss in
functional capability, and a third failure without causing a
mission failure.
LRU - Line Replaceable Unit. The level of spare part available for
immediate replacement of a failed unit within the system.
LSI - Large Scale Integration, A trend toward providing greater funct-
tional capability within one circuit device. System reliability
is increased through the reduced interconnection count obtained.
Multiple Redundant Mode -
The replication of components with similar functions, in order
to implement failure tolerant capabilities within a system.
Nominal (power) -
Power required based on normal environmental use of a memory
without failures operating at a frequency limited by the cycle
time.
NDRO - Non-Destructive Readout. The capability of a storage element to
be sensed for its contents without removing the contents from
the element.
Non-Redundant Mode -
The operating mode which meets functional requirementa, but
without redundancy allowing for potential failures.
Non-Volatile -
The ability of a storage media to maintain its contents without
applied power.
Oligatomic - "A few atoms" thick. A characteristic description of the
Univac thin film mass magnetic memory technology, which has a
100 angstrom film thickness*
Random Access -
The ability to access any word in memory on the next cycle time
independent of the previous accessed word, (not true in sequential
memories)
SEC/DED - An on-line fault tolerant capability of Single Error Correction/
Double Error Detection.
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1.0 INTRODUCTION
This program plan provides a three phased effort which provices NASA with a
33.5x10 bit oligatomic memory module suitable for spaceborne applications.
g
Modules may be assembled into memory systems requiring 10 bits capacity.
The module delivered will be an Engineering Development Model. The Engineering
Development Model is equivalent in form, fit and function to a production
.Contract End Item (CEI) prime equipment per NASA NFC 50.0-1. The CEI Speci-
fication Part I was developed on NASA Contract NAS8-26670. Part II, including
detailed design, is to be accomplished within this plan.
The three phases included in this plan are summarized as follows!
Phase I Laboratory Breadboard
Phase II Engineering Development Model
Phase III Design Verification
II
III
Time
Required
10 months
6 months
(can over-
lap phase
I by 1
month)
3 months
Summary
Build Breadboard
Design for Environment
Mil Spec Circuit Design
Develop Test Plan
Specify Software
Determine MTBF
Breadboard Tester
Design Eng Dev Mod
Build Eng Dev Mod
Electronics Tester
Memory Exerciser
Diagnostic Software
Perform Environmental Tests
Final Report
Engineering
Requirements
(mm)
U6
387
Other
Direct
Costs
66,500
$265,000
20,000
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2.0 PHASED DEVELOPMENT
This plan allows a development of the mass memory in three identifiable
phases, leading to a deliverable Engineering Development Model.
The first phase develops a laboratory breadboard model utilizing the oliga-
tomic memory technology. The laboratory breadboard efforts include utilizing
the circuitry and array designs from the feasibility model developed on NASA
contract NAS8-26670. This development investigates the mil-spec criteria
as applied to the feasibility model designs. The laboratory breadboard thus
addresses mil-spec design problems for an advanced memory technology.
The second phase is the design and build of an Engineering Development Model
of the oligatomic memory module. This model is built to the CEI specified
design, with an interface suitable for computer evaluation and diagnostics
as well as a serial data bus. This model is then equivalent to the final
configuration in form, fit and function. The quality assurance program of
the CEI is investigated in this phase.
The third phase utilizes the Engineering Development Model in a series of
environmental tests which verify the memory design.
A one month schedule overlap is possible between the first two phases. Other-
wise the phases are independent developments.
The definition of the engineering development unit is given in the Pre-
liminary CEI Part I Specification, PX-5714, "Performance/Design and Product
Configuration Requirements, Oligatomic Mass Memory for Aeronautics and Space
Applications". These requirements are summarized as follows:
Capacity; Module: 33.5 x 106 data bits
Speed: 2.5 microsecond cycle tine read
5.0 micorsecond cycle time write
RAIND
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Weight: 100 Ibs.
Power: 113 watts
-Volume: 1.6 cu. ft.
Word Length: 39 bits
32 bit data word
6 bit Hamming code
1 bit parity
Access: Random access to the word
Interface: a) Bit Serial for data bus
b) Word Parallel for computer application
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3.0 PHASE I, LABORATORY BREADBOARD
3.1 System Engineering Tasks - The system engineering tasks in the first
development phase consist of
. Control Project
. Study Applications
. Develop Specifications
, Develop Reliability Plan
Work performed under each task is described below, :
Task 1 - Control Project
- Communicate with all participating groups
- Maintain report inputs
- Maintain schedules
- Disseminate customer directives
- Generate monthly status reports
- Maintain periodic customer contact
Task 2 - Study Applications
- Review existing NASA documentation on potential activity
. Aeronautic missions
. Orbital missions
. Planetary landings
. Deep Space missions
- Evaluate mass memory requirements per mission
T Recommend specific mission oriented configurations.
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Task 3 - Develop Specifications
- Maintain functional specification on laboratory breadboard
- Develop specification for associated diagnostic software
- Develop test plan for next phases including:
. Component test requirements
. Film and array test requirements
. Card and circuit test requirements
. Module test requirements
. Exerciser test requirements
- Develop tester specifications
- Revise CEI Specification
. Additions to Part I
. Incorporate Part II
- Develop specifications for Engineering Development Model
Task 4. - Develop Reliability Plan
- Calculate MTBF
- Develop Error Detection and Correction Algorithm
- Recommend partitioning of Engineering Development Model
- Determine available degraded modes.
3.2 Engineering Design Tasks - The engineering design tasks in the first
development phase consist of:
. Develop Circuits
. Develop Central Stack
. Assemble and Evaluate Breadboard.
irSPERRY RAI\D
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These tasks lend to the operation of a laboratory breadboard model of an
oligatomic memory which includes the environmental considerations. . 'Work
performed under each task is described below.
Task 5 - Develop Circuits
- Evaluate vendor components
- Design Mil Spec circuits
- Analyze circuit models
- Design logic of laboratory breadboard
- Fabricate circuits
- Assemble circuits
- Test circuits
- Fabricate breadboard
- Assemble breadboard
- Test breadboard
Task 6 - Develop Central Stack
- Develop test packets
- Provide layout drawings
- Fabricate Central Stack
- Assemble Central Stack
- Test Central Stack
Task 7 - Assemble and Evaluate Breadboard
- Assemble Stack to Breadboard
- Test Connections
- Verify operation with power on
- Generate plots of drive current variation.
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4.0 PHASE II, ENGINEERING DEVELOPMENT MODEL
4.1 System Engineering Tasks - The system engineering tasks in the second
development phase consist of:
. Control Project
. Develop Specifications
. Develop Quality Assurance Plan
Vork performed within each task is described below.
Task 8 - Control Project
- Communicate with all participating groups
- Maintain report inputs
- Maintain schedules
- Disseminate customer directives
- Generate monthly status reports
- Maintain periodic customer contact.
Task 9 - Develop Specifications
- Maintain specifications developed on first phase
'
- Develop environmental test plan
- Develop acceptance specifications, Engineering Development Model.
Task 10 - Develop Quality Assurance Plan
- Determine vendor quality capability
- Determine incoming inspection requirements
- Determine Lot Identity Requirements
- Determine Traceability Requirements
- Determine Clean Room Requirements
- Determine Packaging and Handling Requirements
- Determine Equipment Calibration Requirements.
RAIVD
DOCUMENT NO.
PX 64.11-8
.PRELIMINARY ISSUE
UNIVAC
4.2 Memory Stack Development Tasks - The memory stack development tasks
are performed simultaneously with the circuitry and packaging tasks, so
that a completed module can be assembled as the developments are integrated.
These tasks consist of:
. Design Stack
. Develop Tester
. Fabricate Stacks
. Assemble and Test Stacks
¥ork performed within each task is described below:
Task 11 - Design Stack
- Design Hybrid Electronics
- Design Centerboards and Overlays
- Develop Fabrication Procedures
- Develop Fabrication Fixtures.
Task 12 - Develop Tester
- Specify circuit tolerances
- Design and fabricate.test fixtures
- Write automated test procedures.
Task 13 - Fabricate Stacks
- Fabricate electronic packages
- Assemble and test electronics
- Fabricate and test central stacks
- Test sample arrays
- Fabricate arrays.
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Task H - Assemble and Test Stacks
- Assemble electronics and central stacks
- Perform operational tests.
4.3 Circuitry and Packaging Tasks - The circuitry and packaging tasks are
performed to develop the logic and stack environment of the Engineering Develop-
ment Model. These tasks include incorporating the developed stacks into
the final assembly (memory module). These tasks consist of:
. Design module
. Design and build card tester
. Fabricate module
. Design and build exerciser
Assemble and test module
. Evaluate and accept module
Work performed within each task is described below:
Task 15 - Design module
- Define logic requirements
- Design circuits external to stack
- Design logic
- Design mechanical assemblies
- Design thermal system
- Design power system
- Design electrical system
- Design and map pc card set
~
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Task 16 - Design and Build Card Tester
- Specify tester and adapter capability
- Design tester, mechanical
- Design tester, electrical
- Build tester
- Checkout and
i
- Provide tester documentation
 debug tester
Task 17 - Fabricate module
- Purchase components
- Build Major subassemblies
- Build printed circuit cards
- Wire subaseemblies
Task 18 - Design and Build Exerciser
- Define exerciser capability
- Design interfaces
- Build exerciser
- Checkout and debug exerciser
Task 19 '- Assemble and Test Module
- Assemble subassemblies
- Perform power on checkout
- Checkout all stacks
Task 20;- Evaluate and accept module
- Evaluate of nominal voltages
i
- Establish drive current variation limits
- Perform acceptance tests
- Deliver module.
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4.4 Develop Diagnostic Software - The software is developed to provide a
factory acceptance test and a user confidence test. The diagnostics provide
software fault isolation, partitioning, and reconfiguration ability for
a using system. The software development has two tasks:
. Develop Factory Acceptance (FACT) Software
. Develop Diagnostic Program
Work involved in each task is described below:
Task 21 - Develop Factory Acceptance Software
- Analyze design data
- Specify functional tests
- Write flowcharts
- Code program
- Compile and debug program
- Document program
- Accept program
Task 22 — Develop Diagnostic Program
- Define isolation procedures
- Specify fault printouts
- Write flow charts
- Code program
- Compile and debug program
- Formalize documentation
- Accept program
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5.0 PHASE III, DESIGN VERIFICATION
5.1 System Engineering Tasks - The system engineering task in the veri-
fication phase consists of:
. Control Project
. Write Final Report.
The work performed within each task is described below.
Task 23 - Control Project
- Communicate with all participating groups
- Maintain report inputs
- Maintain schedules
- Disseminate customer directives
- Maintain monthly status reports
- Maintain periodic customer contact.
Task 24 - "Write Final Report
- Collect existing documentation
- Index and summarize
- Write report - with conclusions and recommendations.
5.2 Environmental Tests - These tests are performed on the memory module
to verify meeting the design requirements. These tasks consist of:
Scheduling tests and facilities
. Perform and evaluate tests
. Document test results.
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Work performed within each task is described below.
Task 25 - Scheduling Tests and facilities
Task 26 - Perform and evaluate tests
- Perform temperature/altitude test
- Perform vibration test
- Perform shock test
- Perform humidity cycle tests
- Perform EMI tests
- Perform radiation tests.
Task 27 - Document test results
- Collect test evaluations
- Summarize conclusions
- Write summary test report
=JL
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1. SCOPE .
This Part I Contract End Item (CEI) specification establishes the requirements for
i
performance, design, test and qualification of an advanced memory device identified
as Oligatomic Mass Memory CEI number PX-5714. This CEI depicts capabilities that
will ibe required for future NASA Aeronautics and Space Applications.
2, APPLICABLE DOCUMENTS
The following documents, of exact issue shown, form a part of this specification to
i
the extent specified herein. In the event of conflict between documents referenced
herein and other detail content of Sections 3, 4, 5, and 10, the detail requirements
of sections 3, 4, 5 and 10 shall be considered a superseding requirement.
i
._ PROJECT DOCUMENTS
1 TBD
SPECIFICATIONS
TBD
STANDARDS
TBD
DRAWINGS
' ' TBD
! BULLETINS
!
 TBD ;
i OTHER PUBLICATIONS
TBD
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3. REQUIREMENTS
3.1 Performance
The oligatomic mass memory will be designed to operate in an aeronautics/space environ-
ment. It will be capable of accepting and providing data in either a serial or a
parallel mode of operation.
This CEI specification describes a single oligatomic mass memory module. This module
may also be utilized in multiple-module configurations. These configurations shall
T 8
include the jthree-module configuration that will exhibit a total capacity of 10 bits.
i V
3.1.1 Functional Characteristics
3.1.1.1 Primary Performance Characteristics
3.1.1.1.1 Memory Capacity
"I . i!
The oligatomic memory shall have a |btal capacity of approximately 46,258,992 bits.
\ 25
This capacity shall include approximately 33,554,432 (2 ) data bits, 7,340,032
associated extended Hamming code biu?, 224,640 spare bits, and 5,139,888 dummy bits.
3.1.1.1.2 Addressable Word Length
20
The 33,554,432 memory data bits sharf. be divided into 1,048,576 (2 ) 32-bit data
words. Each data word shall be dirfctly addressable.
3.1.1.1.3 Extended Word Length /
In addition to the 32 data bits, yach word shall contain an extended Hamming Code
/consisting of 6 error correction/selection bits and 1 parity bit.
O 99/91-0* O/M |
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3.1.1.1.4 DRO/NDRO Characteristic
The oligatomic mass memory will operate as an NDRO memory device; ie, a read oper-
ation will riot change the state of the associated magnetic vectors.
~]
•\
3.1.1.1.5 Access Time
The memory Access time fbr the oligmatic mass memory shall not exceeed TBD nano-
i
seconds.
I
3.1.1.1.6 Memory Cycled Read/Write Times
The oligatomic mass memory will have a basic memory cycle time of 2.5 ^ sec. The
read operation will be accomplished during a single memory cycle time. The write
t" "•)
operation wflsll require two memory cycle times.
1
3.1.1.1.7 Random Addressability
The oligatomic mass memory shall have the capability to randomly address each of
20
the 1,043,5716 (2 ) 32-bit data words.
1
3.1.1.1.8 Volatility
The oligatomic mass memory shall provide a non-volatile storage medium. A power
sensing/switching capability shall also be provided to assure a non-volatile operation
!
during power-off and power-transient conditions.
.!
3.1.1.1.9 Interface
The interface electronics associated with the oligatomic mass memory shall be capable
of receiving'data on either a serial or a parallel mode of operation. Priority logic
I ' '
will be utilized as required to resolve conflicting requests.
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The memory serial channel signal lines shall provide clock signals, synchronization,
mode control, addresses, and data as required. The channel shall exhibit a minimum
pulse repetition rate of 1.1 MHz. Logic levels shall range between +2 6 +5 volts
for a binary "1" and +1 & -2 volts for a binary "0", or other suitable levels deter-
mined by application or peripheral equipment.
The memory parallel channel signal lines shall provide mode control, addresses, and
data as required. The channel shall exhibit a maximum transfer rate of 200 KHz.
Logic levels shall range between +2 & +5 volts for a binary "1" and +1 $ -2 volts
for a binary "0", or other suitable levels determined by application or peripheral
equipment.
3.1.1.2 Secondary Performance Requirements
3.1.1.2.1 Power Transient Protection
Power transient protection will be provided within the oligatomic mass memory of
automatically sequencing the memory off upon detection of a lower limit primary
supply voltage. This sequencing action will be accomplished immediately after com-
pletion of the memory cycle that is in process when the detection occurs.
3.1.1.2.2 Self Checking Features
The oligatomic mass memory will utilize self-checking schemes to assure that the
program being executed is error free. These schemes shall include: Hamming Code
utilization over data and address fields and parity bit summation checks.
B-6
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3.1.1.2.3 Degraded Modes
The oligatomic mass memory shall be capable of a degraded mode of operation when
installed within an operating system. In the single-module configuration, this
capability can be achieved through utilization of adaptive software to bypass the
portion of the memory found to be defective as a result of a self-test or diagnostic
routine. In the multiple-module configurations, module switching schemes controlled
by external logic may also be utilized.
3.1.2 Operability
3.1.2.1 Reliability
3.1.2.1.1 MTBF
The calculated MTBF associated with the oligatomic mass memory shall be in excess of
TBD hours.
3.1.2.2 Maintainability
3.1.2.2.1 Maintainability Features
The oligatomic mass memory shall be designed to facilitate a high level of
maintainability. This level of maintainability will be achieved through use of
an optimum combination of fault recognition/isolation techniques and modular hard-
ware replacement procedures.
3.1.2.2.2 MTTR
The MTTR of the oligatomic mass memory after fault detection/isolation shall not
exceed TBD minutes.
B-7
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3.1.2.2.3 Maintenance/Repair Cycles
TBD
3.1.2.3 Useful Life
3.1.2.3.1 Shelf Life
The Oligatomic Mass Memory shall be designed with a shelf life in excess of 10 years,
3.1.2.3.2 Operating Life
The oligatomic Mass Memory shall be designed with an operating life in excess of 10
years when repair activities are authorized. When repair activities are not
authorized, the Oligatomic Mass Memory shall be designed to operate in a full or
degraded mode for a minimum of TBD years.
3.1.2.4 Natural Environment
The Oligatomic Mass Memory shall be designed to operate within an environment con-
sistent with typical aeronautics and space requirements. Launch and mission
environmental requirements shall be as indicated in Tables 1 & 2, respectively.
3.1.2.5 Transportability
3.1.2.5.1 Design Considerations
The oligatomic mass memory shall be designed to facilitate ease of packaging for
shipment.
3.1.2.5.2 Packaging Requirements for Shipment
TBD.
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Vibration Levels:
Sinusoidal
5 to 33 Hz at 0.36 cm DA displacement
33 to 140 Hz at 8g peak
140 to 240 Hz at 0.0204 cm DA displacement
240 to 2000 Hz at 24g peak
Random
20 to 200 Hz at 2dB per octave
200 to 700 Hz at 0.64g2 Hz"1
700 to 890 Hz at -18 dB per octave
2 -1890 to 2000 Hz at 0.15g Hz
Overall sound pressure level: 153.5 dB
Temperature in boost flight: 21 + 5.5 C
-2Acceleration maximum: first cutoff* 6.99 ms
second cutoff** 15.24 ms'
Altitude maximum: 287 km
+ Double amplitude
* Launch into Earth orbit
** Injection into Earth-escape path
Table 1. Typical Payload Launch Environment
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: Primary Radiation Belts
Inner Zone (~1000 to ->8000 km)
Composition: mainly electrons and protons
; (^ lO10 particles cm~2 s"1 ster"1, ~? 40 MeV)
Slight variations with solar activity.
Outer Zone (~13000 to -80000 km)
Composition: mainly electrons and protons
(•^5 x 108 particles cm"2 s'1 ster"1, ^ 5 MeV)
Extreme variation with solar activity.\
\
; Solar High Energy Particle Radiation
^ Composition: protons with 1-2% alpha particles
' Once every few years (M.5 years) an extremely
1 high energy (~15 GeV) flux occurs.
ii
Galactic Cosmic Radiation
i
i Isotropic distribution of particles with intensity
variations during the solar cycle. High energies
(^ 20 GeV) and about 2.5 particles cm"^ s"1
Solar Wind Particles
Small numbers (~^ 10 cm" ) of low energy (~*40 keV)
electrons and protons.
Solar X-Radiation
^< 1 MW c
activity.
-2jjW m of soft x-rays during periods of solar
Table 2. Typical Payload Mission Environment
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3.1.2.6 Human Performance
Not Applicable
3.1.2.7 Safety '
3.1.2.7.1 Personnel
The oligatomic mass memory shall be designed to minimize any danger to operating
or maintenance personnel. Techniques utilized shall include: bevelled edges, power-
off interlocks; hazard signs, etc.
3.1.2.7.2 Equipment
The oligatomic mass memory shall be designed such that it will accommodate power
transients without any detrimental effect to the equipment. In addition, it shall
have the capability to sense any temperature in excess of (TBD) and to condition the
input power as required.
3.1.2.8 Induced Environment
Not Applicable.
3.2 CEI Definition
3.2.1 Interface Requirements
3.2.1.1 Schematic Arrangement
The interface for the Oligatomic Mass Memory shall be designed consistent with the
functional requirements associated with a specific application. Candidate appli-
cations include: 1) utilization as a main memory, and 2) utilization as a peripheral
device with a parallel interface, and 3) utilization as a peripheral device with a
serial interface. These candidate applications would result in typical interface
signal requirements as shown in Figures 1, 2 & 3.
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Memory
Module
32 Address/Data Lines
Memory Request
Requester Hold
Data Ready
Read Command
Write Command
Master Clear
Stop
Power Indicator
Low Overtemp. Indicator
High Overtemp
Figure 1. Typical Memory Module Interface
- Main Memory Application -
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Computer
Output
Channel
Peripheral
External Function Request
External Function Acknowledge
Output Data Request
Output Data Acknowledge
Output
Data
Lines
Input
Channel
Figure 2. Typical Memory Module Parallel Interface
- Peripheral Applications -
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Peripheral
Output
Channel
Sync, Clock ^
Control, Address,
Data ""
Input
Channel
Figure 3. Typical Memory Module Serial Interface
-Peripheral Applications-
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3.2.1.2 Detailed Interface Definition
TBD ' '
3.2.2_ Component Identification
3.2.2.1 Government Furnished Property List
Not. Applicable.
i
3.2.2.2 Engineering Critical Components List
TBD.
3.2.2.3 Logistics Critical Components List
TBD.
3.2.3 Technical Manuals
3.2.3.1 Operating/Maintenance Manual
Univac shalljdevelop an Operating/Maintenance Manual for the Oligatomic Mass Memory.
This manual shall be developed in accordance with requirements as stated within
NASA Specifixation TBD. This technical manual shall contain information including:
i
theory of operation, installational instructions, general description, trouble
shooting charts, drawings, and wire tabs.
"1
3.3 Design &i Construction
!
3.3.1 General Design Features
"i
3.3.1.1 General Design Requirements
The Oligatomic Mass Memory shall be designed in accordance with NASA Specification
TBD.
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3.3.2 Physical Characteristics
3.3.2.1 Form Factor
The Oligatomic Mass Memory shall have external dimensions as follows: width TBD,
height TBD, depth TBD.
3.3.2.2 Weight
The weight of the Oligatomic Mass Memory shall not exceed 45.3 kg (100 Ibs.).
3.3.2.3 Volume
The volume associated with the Oligatomic Mass Memory shall not exceed 0.045 cu.
m. (1.6 cu! ft.).
3.3.2.4 Power
' 4
The primary power required by the Oligatomic Mass Memory shall be 113 watts
nominally.
3.3.2.5 Selection of Specifications and Standards
TBD
3.3.3 Materials, Parts, and Processes
The materials, parts, and processes utilized within the Oligatomic Mass Memory
shall conform to requirements stated within NASA Specifications TBD.
3.3.4 Standard and Commercial Parts
Standard and commercial parts will be utilized in the Oligatomic Mass Memory to a
maximum extent consistent with good design practices.
3.3.5 Moisture and Fungus Resistance
The Oligatomic Mass Memory shall be designed to comply with moisture and fungus pre-
vention requirements stated within NASA. Specification TBD.
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3.3.6 Corrosion of Metal Parts
The Oligatomic Mass Memory shall be designed to comply with corrosion prevention
requirements stated within NASA Specification TBD.
3.3.7 Interchangeability & Replaceability
The Oligatomic Mass Memory shall be designed to achieve a maximum level of parts
interchangeability/replaceability consistent with good design practices. The design
shall comply with the interchangeability/replaceability requirements stated within
NASA Specification TjJD.
3.3.8 Workmanship
The Oligatomic Mass Memory shall be fabricated in accordance with workmanship
requirements stated within NASA Specification TBD.
3.3.9 Electromagnetic Interference
The Oligatomic Mass Memory shall be designed to comply with electromagnetic
interference prevention requirements stated within NASA Specification TBD.
3.3.10 Identification and Marking
The Oligatomic Mass Memory shall be designed with identifications and markings
consistent with requirements stated within NASA Specification TBD.
3.3.11 Storage
Not Applicable
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4. QUALITY ASSURANCE PROVISIONS
1.1 Phase I Test/Verification
1.1.1 Engineering Test and Evaluation
The Oligatomic Mass Memory shall be tested/evaluated to assure compliance with
requirements as stated within Section 3 of this CEI Specification. The test/
evaluation activities shall include: inspection of the CEI, review of analytical
data, demonstrations, and test 6 review of test data. These activities shall
relate to specific requirements as shown on the Performance Requirements vs
Test/Verification Activities Matrix for Engineering Test & Evaluation (See Table 3).
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4. QUALITY ASSURANCE PROVISIONS
l.l Phase I Test/Verification
Ll.l Engineering Test and Evaluation
Che Oligatomic Mass Memory shall be tested/evaluated to assure compliance with
requirements as stated within Section 3 of this CEI Specification. The test/
evaluation activities shall include: inspection of the CEI, review of analytical
data, demonstrations, and test & review of test data. These activities shall
relate to specific requirements as shown on the Performance Requirements vs
Test/Verification Activities Matrix for Engineering Test & Evaluation (See Table 3).
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o
4.1.2 Preliminary Qualification Tests
Not Applicable ^
4.1.3 Formal Qualification Test
The Oligatomic Mass Memory shall be subjected to a formal qualification test
to demonstrate and/or verify that each requirement established in Section 3 of
this CEI Specification has been satisfied. These activities shall relate to the
specific performance requirements as shown on the Performance Requirements Vs
Test/Verification Activities Matrix for the Formal Qualification Test (See Table 4).
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4.1.4 Reliability Test and Analyses
TBD
4.1.5 Engineering Critical Component Qualification
TBD
4.2 Phase II Integrated Test Requirements
TBD
5. PREPARATION FOR DELIVERY
Not Applicable.
6. NOTES
6.1 Supplemental Information
TBD
6.2 Alternate Source Qualification
TBD
10. Appendix
TBD
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